final gds oasis

commit: c30f4561b71b321ebd64e23b8a2d4ae57b824fc3 [log] [tgz]
author: Jeff DiCorpo <jeffdi@efabless.com> Sat Apr 30 20:36:59 2022 -0700
committer: Jeff DiCorpo <jeffdi@efabless.com> Sat Apr 30 20:36:59 2022 -0700
tree: 13564b797e48501f0aebd711db7e0b9a5619968b
parent: 47a54b93bcbdacc848f8947f559db1aa20c3f32d [diff]
diff --git a/mpw_precheck/logs/gds.info b/mpw_precheck/logs/gds.info
new file mode 100644
index 0000000..3b19a5e
--- /dev/null
+++ b/mpw_precheck/logs/gds.info

@@ -0,0 +1 @@
+user_project_wrapper.gds: 197a1b97303ea5f767d1555c44fe5e5a677fa98e
\ No newline at end of file

diff --git a/mpw_precheck/logs/git.info b/mpw_precheck/logs/git.info
new file mode 100644
index 0000000..3979398
--- /dev/null
+++ b/mpw_precheck/logs/git.info

@@ -0,0 +1,3 @@
+Repository: https://github.com/dineshannayya/riscduino_dcore.git
+Branch: main
+Commit: 795890a177e9180478b895f4163340f69d9edc39

diff --git a/mpw_precheck/logs/klayout_beol_check.log b/mpw_precheck/logs/klayout_beol_check.log
new file mode 100644
index 0000000..5bdece6
--- /dev/null
+++ b/mpw_precheck/logs/klayout_beol_check.log

@@ -0,0 +1,992 @@
+/opt/checks/tech-files/sky130A_mr.drc:38: warning: already initialized constant DRC::DRCEngine::FEOL
+/opt/checks/tech-files/sky130A_mr.drc:28: warning: previous definition of FEOL was here
+/opt/checks/tech-files/sky130A_mr.drc:42: warning: already initialized constant DRC::DRCEngine::BEOL
+/opt/checks/tech-files/sky130A_mr.drc:29: warning: previous definition of BEOL was here
+/opt/checks/tech-files/sky130A_mr.drc:50: warning: already initialized constant DRC::DRCEngine::OFFGRID
+/opt/checks/tech-files/sky130A_mr.drc:30: warning: previous definition of OFFGRID was here
+/opt/checks/tech-files/sky130A_mr.drc:56: warning: already initialized constant DRC::DRCEngine::SEAL
+/opt/checks/tech-files/sky130A_mr.drc:31: warning: previous definition of SEAL was here
+/opt/checks/tech-files/sky130A_mr.drc:62: warning: already initialized constant DRC::DRCEngine::FLOATING_MET
+/opt/checks/tech-files/sky130A_mr.drc:32: warning: previous definition of FLOATING_MET was here
+"input" in: sky130A_mr.drc:112
+    Polygons (raw): 1297426 (flat)  861 (hierarchical)
+    Elapsed: 0.180s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:113
+    Polygons (raw): 255714 (flat)  31 (hierarchical)
+    Elapsed: 0.140s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:114
+    Polygons (raw): 575046 (flat)  317 (hierarchical)
+    Elapsed: 0.110s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:115
+    Polygons (raw): 3 (flat)  1 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:116
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:117
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:118
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:119
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:120
+    Polygons (raw): 566797 (flat)  253 (hierarchical)
+    Elapsed: 0.100s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:121
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:122
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:123
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:124
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:125
+    Polygons (raw): 2119527 (flat)  2803 (hierarchical)
+    Elapsed: 0.140s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:126
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:127
+    Polygons (raw): 823500 (flat)  351 (hierarchical)
+    Elapsed: 0.120s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:128
+    Polygons (raw): 721556 (flat)  341 (hierarchical)
+    Elapsed: 0.120s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:129
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:130
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:131
+    Polygons (raw): 656732 (flat)  355 (hierarchical)
+    Elapsed: 0.130s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:132
+    Polygons (raw): 7372469 (flat)  8915 (hierarchical)
+    Elapsed: 0.130s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:134
+    Polygons (raw): 4693627 (flat)  322139 (hierarchical)
+    Elapsed: 0.310s  Memory: 883.00M
+"polygons" in: sky130A_mr.drc:135
+    Polygons (raw): 6898108 (flat)  319361 (hierarchical)
+    Elapsed: 0.290s  Memory: 891.00M
+"polygons" in: sky130A_mr.drc:137
+    Polygons (raw): 5147493 (flat)  1701292 (hierarchical)
+    Elapsed: 1.120s  Memory: 931.00M
+"polygons" in: sky130A_mr.drc:138
+    Polygons (raw): 1197437 (flat)  470665 (hierarchical)
+    Elapsed: 0.390s  Memory: 939.00M
+"polygons" in: sky130A_mr.drc:140
+    Polygons (raw): 2366859 (flat)  797408 (hierarchical)
+    Elapsed: 0.620s  Memory: 958.00M
+"polygons" in: sky130A_mr.drc:141
+    Polygons (raw): 127745 (flat)  98374 (hierarchical)
+    Elapsed: 0.190s  Memory: 959.00M
+"polygons" in: sky130A_mr.drc:143
+    Polygons (raw): 289747 (flat)  174656 (hierarchical)
+    Elapsed: 0.240s  Memory: 963.00M
+"polygons" in: sky130A_mr.drc:144
+    Polygons (raw): 91163 (flat)  70804 (hierarchical)
+    Elapsed: 0.180s  Memory: 965.00M
+"polygons" in: sky130A_mr.drc:146
+    Polygons (raw): 50500 (flat)  25568 (hierarchical)
+    Elapsed: 0.140s  Memory: 965.00M
+"polygons" in: sky130A_mr.drc:147
+    Polygons (raw): 8922 (flat)  8922 (hierarchical)
+    Elapsed: 0.020s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:149
+    Polygons (raw): 86 (flat)  86 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:151
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:152
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:153
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:154
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:155
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:156
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:157
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:158
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:159
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:160
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:161
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:162
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:163
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:164
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:165
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:166
+    Polygons (raw): 51480 (flat)  4 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:167
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:168
+    Polygons (raw): 616917 (flat)  437 (hierarchical)
+    Elapsed: 0.110s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:169
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:170
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:171
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:172
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:173
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:174
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:175
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:176
+    Polygons (raw): 5 (flat)  4 (hierarchical)
+    Elapsed: 0.080s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:177
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:178
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:179
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:180
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:181
+    Polygons (raw): 59263 (flat)  1 (hierarchical)
+    Elapsed: 0.130s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:182
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:183
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:184
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:185
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:186
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:187
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:188
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:189
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:190
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:191
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:192
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:193
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:194
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:195
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:196
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:197
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:198
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:199
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:200
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:201
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:202
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:203
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+DRC section
+BEOL section
+START: 67/20 (li)
+"not" in: sky130A_mr.drc:381
+    Polygons (raw): 2963563 (flat)  322023 (hierarchical)
+    Elapsed: 1.530s  Memory: 1514.00M
+"width" in: sky130A_mr.drc:382
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 33.520s  Memory: 1923.00M
+"output" in: sky130A_mr.drc:382
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1923.00M
+"edges" in: sky130A_mr.drc:384
+    Edges: 15861215 (flat)  1580875 (hierarchical)
+    Elapsed: 140.470s  Memory: 2051.00M
+"space" in: sky130A_mr.drc:384
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 45.590s  Memory: 2592.00M
+"output" in: sky130A_mr.drc:384
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2592.00M
+"not" in: sky130A_mr.drc:385
+    Polygons (raw): 5407553 (flat)  8814 (hierarchical)
+    Elapsed: 0.980s  Memory: 2592.00M
+"enclosing" in: sky130A_mr.drc:386
+    Edge pairs: 4956772 (flat)  2575417 (hierarchical)
+    Elapsed: 161.550s  Memory: 2848.00M
+"second_edges" in: sky130A_mr.drc:386
+    Edges: 4956772 (flat)  2575417 (hierarchical)
+    Elapsed: 0.160s  Memory: 2848.00M
+"width" in: sky130A_mr.drc:387
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 15.470s  Memory: 2999.00M
+"polygons" in: sky130A_mr.drc:388
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2999.00M
+"interacting" in: sky130A_mr.drc:388
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 2.130s  Memory: 2999.00M
+"output" in: sky130A_mr.drc:389
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2999.00M
+"with_area" in: sky130A_mr.drc:390
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.670s  Memory: 2999.00M
+"output" in: sky130A_mr.drc:390
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2999.00M
+END: 67/20 (li)
+START: 67/44 (mcon)
+"not" in: sky130A_mr.drc:395
+    Polygons (raw): 5632156 (flat)  319288 (hierarchical)
+    Elapsed: 1.160s  Memory: 2999.00M
+"not" in: sky130A_mr.drc:402
+    Polygons (raw): 5632156 (flat)  319288 (hierarchical)
+    Elapsed: 1.200s  Memory: 2999.00M
+"non_rectangles" in: sky130A_mr.drc:403
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 44.010s  Memory: 3371.00M
+"output" in: sky130A_mr.drc:403
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 3371.00M
+"drc" in: sky130A_mr.drc:405
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 52.140s  Memory: 3403.00M
+"output" in: sky130A_mr.drc:405
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 3403.00M
+"drc" in: sky130A_mr.drc:406
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 9.170s  Memory: 3403.00M
+"output" in: sky130A_mr.drc:406
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 3403.00M
+"space" in: sky130A_mr.drc:407
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 11.100s  Memory: 3403.00M
+"output" in: sky130A_mr.drc:407
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 3403.00M
+"not" in: sky130A_mr.drc:413
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 51.930s  Memory: 3403.00M
+"output" in: sky130A_mr.drc:413
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 3403.00M
+END: 67/44 (mcon)
+START: 68/20 (m1)
+"width" in: sky130A_mr.drc:418
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 32.960s  Memory: 3403.00M
+"output" in: sky130A_mr.drc:418
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 3403.00M
+"sized" in: sky130A_mr.drc:419
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 8.980s  Memory: 3403.00M
+"sized" in: sky130A_mr.drc:419
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 3403.00M
+"snap" in: sky130A_mr.drc:419
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.350s  Memory: 3403.00M
+"&" in: sky130A_mr.drc:419
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 3403.00M
+"edges" in: sky130A_mr.drc:420
+    Edges: 13275975 (flat)  5804638 (hierarchical)
+    Elapsed: 99.400s  Memory: 3659.00M
+"-" in: sky130A_mr.drc:420
+    Edges: 13275975 (flat)  5804638 (hierarchical)
+    Elapsed: 0.090s  Memory: 3725.00M
+"edges" in: sky130A_mr.drc:421
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.020s  Memory: 3725.00M
+"merged" in: sky130A_mr.drc:421
+    Polygons (raw): 550324 (flat)  325657 (hierarchical)
+    Elapsed: 0.010s  Memory: 3725.00M
+"outside_part" in: sky130A_mr.drc:421
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 3725.00M
+"space" in: sky130A_mr.drc:423
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 97.960s  Memory: 4511.00M
+"output" in: sky130A_mr.drc:423
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4511.00M
+"separation" in: sky130A_mr.drc:425
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4511.00M
+"space" in: sky130A_mr.drc:425
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4511.00M
+"+" in: sky130A_mr.drc:425
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 4511.00M
+"output" in: sky130A_mr.drc:425
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 4511.00M
+"input" in: sky130A_mr.drc:429
+    Polygons (raw): 5147493 (flat)  1704413 (hierarchical)
+    Elapsed: 1.170s  Memory: 4511.00M
+"enclosing" in: sky130A_mr.drc:431
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 71.590s  Memory: 4511.00M
+"output" in: sky130A_mr.drc:431
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4511.00M
+"not" in: sky130A_mr.drc:432
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 52.970s  Memory: 4575.00M
+"output" in: sky130A_mr.drc:432
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4575.00M
+"input" in: sky130A_mr.drc:434
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.180s  Memory: 4575.00M
+"enclosing" in: sky130A_mr.drc:435
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.160s  Memory: 4575.00M
+"output" in: sky130A_mr.drc:435
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4575.00M
+"not" in: sky130A_mr.drc:437
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4575.00M
+"output" in: sky130A_mr.drc:437
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4575.00M
+"with_area" in: sky130A_mr.drc:439
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.550s  Memory: 4575.00M
+"output" in: sky130A_mr.drc:439
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4575.00M
+"holes" in: sky130A_mr.drc:441
+    Polygons (raw): 87 (flat)  72 (hierarchical)
+    Elapsed: 0.220s  Memory: 4575.00M
+"with_area" in: sky130A_mr.drc:441
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.280s  Memory: 4575.00M
+"output" in: sky130A_mr.drc:441
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4575.00M
+"enclosing" in: sky130A_mr.drc:448
+    Edge pairs: 1174998 (flat)  746413 (hierarchical)
+    Elapsed: 39.890s  Memory: 4511.00M
+"second_edges" in: sky130A_mr.drc:448
+    Edges: 1174998 (flat)  746413 (hierarchical)
+    Elapsed: 0.050s  Memory: 4511.00M
+"width" in: sky130A_mr.drc:449
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 3.220s  Memory: 4511.00M
+"polygons" in: sky130A_mr.drc:450
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4511.00M
+"interacting" in: sky130A_mr.drc:450
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 44.340s  Memory: 4511.00M
+"output" in: sky130A_mr.drc:451
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4511.00M
+END: 68/20 (m1)
+START: 68/44 (via)
+"not" in: sky130A_mr.drc:465
+    Polygons (raw): 1197437 (flat)  470797 (hierarchical)
+    Elapsed: 0.020s  Memory: 4511.00M
+"non_rectangles" in: sky130A_mr.drc:467
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 4.120s  Memory: 4511.00M
+"output" in: sky130A_mr.drc:467
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4511.00M
+"width" in: sky130A_mr.drc:468
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.410s  Memory: 4511.00M
+"output" in: sky130A_mr.drc:468
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4511.00M
+"drc" in: sky130A_mr.drc:470
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 1.940s  Memory: 4511.00M
+"output" in: sky130A_mr.drc:470
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4511.00M
+"space" in: sky130A_mr.drc:472
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 5.910s  Memory: 4511.00M
+"output" in: sky130A_mr.drc:472
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 4511.00M
+"edges" in: sky130A_mr.drc:480
+    Edges: 13275975 (flat)  5804638 (hierarchical)
+    Elapsed: 100.210s  Memory: 4895.00M
+"drc" in: sky130A_mr.drc:480
+    Edges: 3317012 (flat)  2014992 (hierarchical)
+    Elapsed: 7.970s  Memory: 4703.00M
+"enclosing" in: sky130A_mr.drc:480
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 80.180s  Memory: 5373.00M
+"output" in: sky130A_mr.drc:480
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5373.00M
+"squares" in: sky130A_mr.drc:481
+    Polygons (raw): 829253 (flat)  503748 (hierarchical)
+    Elapsed: 0.290s  Memory: 5373.00M
+"drc" in: sky130A_mr.drc:481
+    Edges: 3317012 (flat)  2014992 (hierarchical)
+    Elapsed: 7.970s  Memory: 5373.00M
+"not" in: sky130A_mr.drc:481
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 22.590s  Memory: 5373.00M
+"output" in: sky130A_mr.drc:481
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5373.00M
+"edges" in: sky130A_mr.drc:483
+    Edges: 13275975 (flat)  5804638 (hierarchical)
+    Elapsed: 100.140s  Memory: 5501.00M
+"drc" in: sky130A_mr.drc:483
+    Edges: 3317012 (flat)  2014992 (hierarchical)
+    Elapsed: 8.020s  Memory: 5373.00M
+"enclosing" in: sky130A_mr.drc:483
+    Edge pairs: 1028974 (flat)  815292 (hierarchical)
+    Elapsed: 88.770s  Memory: 5965.00M
+"second_edges" in: sky130A_mr.drc:483
+    Edges: 1028974 (flat)  815292 (hierarchical)
+    Elapsed: 0.060s  Memory: 5965.00M
+"width" in: sky130A_mr.drc:484
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 2.690s  Memory: 5965.00M
+"polygons" in: sky130A_mr.drc:485
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"interacting" in: sky130A_mr.drc:485
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.210s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:486
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+END: 68/44 (via)
+START: 69/20 (m2)
+"width" in: sky130A_mr.drc:493
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 7.130s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:493
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"sized" in: sky130A_mr.drc:495
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 4.350s  Memory: 5965.00M
+"sized" in: sky130A_mr.drc:495
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"snap" in: sky130A_mr.drc:495
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.060s  Memory: 5965.00M
+"&" in: sky130A_mr.drc:495
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"edges" in: sky130A_mr.drc:496
+    Edges: 6733849 (flat)  3117854 (hierarchical)
+    Elapsed: 24.210s  Memory: 5965.00M
+"-" in: sky130A_mr.drc:496
+    Edges: 6733849 (flat)  3117854 (hierarchical)
+    Elapsed: 0.040s  Memory: 5965.00M
+"edges" in: sky130A_mr.drc:497
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.020s  Memory: 5965.00M
+"merged" in: sky130A_mr.drc:497
+    Polygons (raw): 248000 (flat)  196545 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"outside_part" in: sky130A_mr.drc:497
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 5965.00M
+"not" in: sky130A_mr.drc:498
+    Polygons (raw): 589037 (flat)  470653 (hierarchical)
+    Elapsed: 0.810s  Memory: 5965.00M
+"space" in: sky130A_mr.drc:500
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 51.740s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:500
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"separation" in: sky130A_mr.drc:502
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"space" in: sky130A_mr.drc:502
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"+" in: sky130A_mr.drc:502
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:502
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 5965.00M
+"with_area" in: sky130A_mr.drc:504
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.380s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:504
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"holes" in: sky130A_mr.drc:505
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.140s  Memory: 5965.00M
+"with_area" in: sky130A_mr.drc:505
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.240s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:505
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"enclosing" in: sky130A_mr.drc:510
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 5.080s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:510
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"not" in: sky130A_mr.drc:511
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 3.280s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:511
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"enclosing" in: sky130A_mr.drc:512
+    Edge pairs: 1260834 (flat)  910135 (hierarchical)
+    Elapsed: 12.190s  Memory: 5965.00M
+"second_edges" in: sky130A_mr.drc:512
+    Edges: 1260834 (flat)  910135 (hierarchical)
+    Elapsed: 0.060s  Memory: 5965.00M
+"width" in: sky130A_mr.drc:513
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 3.870s  Memory: 5965.00M
+"polygons" in: sky130A_mr.drc:514
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"interacting" in: sky130A_mr.drc:514
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.200s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:515
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 5965.00M
+END: 69/20 (m2)
+START: 69/44 (via2)
+"not" in: sky130A_mr.drc:530
+    Polygons (raw): 127745 (flat)  98382 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"non_rectangles" in: sky130A_mr.drc:531
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.920s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:531
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"width" in: sky130A_mr.drc:532
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.100s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:532
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 5965.00M
+"edges" in: sky130A_mr.drc:533
+    Edges: 510980 (flat)  393528 (hierarchical)
+    Elapsed: 0.710s  Memory: 5965.00M
+"without_length" in: sky130A_mr.drc:533
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 1.560s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:533
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"space" in: sky130A_mr.drc:534
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 1.450s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:534
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"enclosing" in: sky130A_mr.drc:542
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 1.120s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:542
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"not" in: sky130A_mr.drc:543
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 1.000s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:543
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"enclosing" in: sky130A_mr.drc:545
+    Edge pairs: 141373 (flat)  104134 (hierarchical)
+    Elapsed: 1.630s  Memory: 5965.00M
+"second_edges" in: sky130A_mr.drc:545
+    Edges: 141373 (flat)  104134 (hierarchical)
+    Elapsed: 0.020s  Memory: 5965.00M
+"width" in: sky130A_mr.drc:546
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.740s  Memory: 5965.00M
+"polygons" in: sky130A_mr.drc:547
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"interacting" in: sky130A_mr.drc:547
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.160s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:548
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+END: 69/44 (via2)
+START: 70/20 (m3)
+"width" in: sky130A_mr.drc:554
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 1.590s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:554
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"sized" in: sky130A_mr.drc:556
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.720s  Memory: 5965.00M
+"sized" in: sky130A_mr.drc:556
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"snap" in: sky130A_mr.drc:556
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.070s  Memory: 5965.00M
+"&" in: sky130A_mr.drc:556
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"edges" in: sky130A_mr.drc:557
+    Edges: 733407 (flat)  526969 (hierarchical)
+    Elapsed: 7.160s  Memory: 5965.00M
+"-" in: sky130A_mr.drc:557
+    Edges: 733407 (flat)  526969 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"edges" in: sky130A_mr.drc:558
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"merged" in: sky130A_mr.drc:558
+    Polygons (raw): 45867 (flat)  34566 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"outside_part" in: sky130A_mr.drc:558
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"space" in: sky130A_mr.drc:560
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 4.040s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:560
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"separation" in: sky130A_mr.drc:562
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"space" in: sky130A_mr.drc:562
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"+" in: sky130A_mr.drc:562
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:562
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"enclosing" in: sky130A_mr.drc:567
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.980s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:567
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"not" in: sky130A_mr.drc:568
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 1.030s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:568
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+END: 70/20 (m3)
+START: 70/44 (via3)
+"not" in: sky130A_mr.drc:582
+    Polygons (raw): 91163 (flat)  70804 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"non_rectangles" in: sky130A_mr.drc:583
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.710s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:583
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"width" in: sky130A_mr.drc:584
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.070s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:584
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"edges" in: sky130A_mr.drc:585
+    Edges: 364652 (flat)  283216 (hierarchical)
+    Elapsed: 0.620s  Memory: 5965.00M
+"without_length" in: sky130A_mr.drc:585
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 1.190s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:585
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"space" in: sky130A_mr.drc:587
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 1.140s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:587
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"enclosing" in: sky130A_mr.drc:588
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.690s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:588
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"not" in: sky130A_mr.drc:589
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.520s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:589
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"enclosing" in: sky130A_mr.drc:591
+    Edge pairs: 167297 (flat)  146968 (hierarchical)
+    Elapsed: 1.490s  Memory: 5965.00M
+"second_edges" in: sky130A_mr.drc:591
+    Edges: 167297 (flat)  146968 (hierarchical)
+    Elapsed: 0.020s  Memory: 5965.00M
+"width" in: sky130A_mr.drc:592
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.830s  Memory: 5965.00M
+"polygons" in: sky130A_mr.drc:593
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"interacting" in: sky130A_mr.drc:593
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.150s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:594
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+END: 70/44 (via3)
+START: 71/20 (m4)
+"width" in: sky130A_mr.drc:600
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.430s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:600
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"sized" in: sky130A_mr.drc:602
+    Polygons (raw): 293 (flat)  293 (hierarchical)
+    Elapsed: 0.160s  Memory: 5965.00M
+"sized" in: sky130A_mr.drc:602
+    Polygons (raw): 293 (flat)  293 (hierarchical)
+    Elapsed: 0.060s  Memory: 5965.00M
+"snap" in: sky130A_mr.drc:602
+    Polygons (raw): 293 (flat)  293 (hierarchical)
+    Elapsed: 0.310s  Memory: 5965.00M
+"&" in: sky130A_mr.drc:602
+    Polygons (raw): 293 (flat)  293 (hierarchical)
+    Elapsed: 0.070s  Memory: 5965.00M
+"edges" in: sky130A_mr.drc:603
+    Edges: 150596 (flat)  98440 (hierarchical)
+    Elapsed: 1.180s  Memory: 5965.00M
+"-" in: sky130A_mr.drc:603
+    Edges: 149028 (flat)  96872 (hierarchical)
+    Elapsed: 0.310s  Memory: 5965.00M
+"edges" in: sky130A_mr.drc:604
+    Edges: 1172 (flat)  1172 (hierarchical)
+    Elapsed: 0.060s  Memory: 5965.00M
+"merged" in: sky130A_mr.drc:604
+    Polygons (raw): 13371 (flat)  8210 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"outside_part" in: sky130A_mr.drc:604
+    Edges: 1172 (flat)  1172 (hierarchical)
+    Elapsed: 0.080s  Memory: 5965.00M
+"space" in: sky130A_mr.drc:606
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 1.190s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:606
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"with_area" in: sky130A_mr.drc:608
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.070s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:608
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 5965.00M
+"separation" in: sky130A_mr.drc:610
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.280s  Memory: 5965.00M
+"space" in: sky130A_mr.drc:610
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"+" in: sky130A_mr.drc:610
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:610
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"enclosing" in: sky130A_mr.drc:615
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.760s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:615
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"not" in: sky130A_mr.drc:616
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.500s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:616
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+END: 71/20 (m4)
+START: 71/44 (via4)
+"not" in: sky130A_mr.drc:629
+    Polygons (raw): 8922 (flat)  8922 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"non_rectangles" in: sky130A_mr.drc:630
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.270s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:630
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"width" in: sky130A_mr.drc:631
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.270s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:631
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"drc" in: sky130A_mr.drc:632
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.040s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:632
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"space" in: sky130A_mr.drc:634
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.040s  Memory: 5965.00M
+"polygons" in: sky130A_mr.drc:634
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:634
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"enclosing" in: sky130A_mr.drc:642
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.270s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:642
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"not" in: sky130A_mr.drc:643
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.130s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:643
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+END: 71/44 (via4)
+START: 72/20 (m5)
+"width" in: sky130A_mr.drc:648
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.200s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:648
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"space" in: sky130A_mr.drc:650
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.020s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:650
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"enclosing" in: sky130A_mr.drc:652
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.070s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:652
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"not" in: sky130A_mr.drc:653
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.030s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:653
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+"with_area" in: sky130A_mr.drc:657
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.060s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:657
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+END: 72/20 (m5)
+START: 76/20 (pad)
+"space" in: sky130A_mr.drc:662
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.210s  Memory: 5965.00M
+"output" in: sky130A_mr.drc:662
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 5965.00M
+END: 76/20 (pad)
+Writing report database: /mnt/uffs/user/u5295_dinesha/design/riscduino-dual_core__rd0_/jobs/mpw_precheck/c67aad4d-f15f-46c1-ad67-e0fe98739155/outputs/reports/klayout_beol_check.xml ..
+Total elapsed: 1640.110s  Memory: 5853.00M

diff --git a/mpw_precheck/logs/klayout_beol_check.total b/mpw_precheck/logs/klayout_beol_check.total
new file mode 100644
index 0000000..c227083
--- /dev/null
+++ b/mpw_precheck/logs/klayout_beol_check.total

@@ -0,0 +1 @@
+0
\ No newline at end of file

diff --git a/mpw_precheck/logs/klayout_feol_check.log b/mpw_precheck/logs/klayout_feol_check.log
new file mode 100644
index 0000000..6204573
--- /dev/null
+++ b/mpw_precheck/logs/klayout_feol_check.log

@@ -0,0 +1,789 @@
+/opt/checks/tech-files/sky130A_mr.drc:36: warning: already initialized constant DRC::DRCEngine::FEOL
+/opt/checks/tech-files/sky130A_mr.drc:28: warning: previous definition of FEOL was here
+/opt/checks/tech-files/sky130A_mr.drc:44: warning: already initialized constant DRC::DRCEngine::BEOL
+/opt/checks/tech-files/sky130A_mr.drc:29: warning: previous definition of BEOL was here
+/opt/checks/tech-files/sky130A_mr.drc:50: warning: already initialized constant DRC::DRCEngine::OFFGRID
+/opt/checks/tech-files/sky130A_mr.drc:30: warning: previous definition of OFFGRID was here
+/opt/checks/tech-files/sky130A_mr.drc:56: warning: already initialized constant DRC::DRCEngine::SEAL
+/opt/checks/tech-files/sky130A_mr.drc:31: warning: previous definition of SEAL was here
+/opt/checks/tech-files/sky130A_mr.drc:62: warning: already initialized constant DRC::DRCEngine::FLOATING_MET
+/opt/checks/tech-files/sky130A_mr.drc:32: warning: previous definition of FLOATING_MET was here
+"input" in: sky130A_mr.drc:112
+    Polygons (raw): 1297426 (flat)  861 (hierarchical)
+    Elapsed: 0.190s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:113
+    Polygons (raw): 255714 (flat)  31 (hierarchical)
+    Elapsed: 0.140s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:114
+    Polygons (raw): 575046 (flat)  317 (hierarchical)
+    Elapsed: 0.110s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:115
+    Polygons (raw): 3 (flat)  1 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:116
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:117
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:118
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:119
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:120
+    Polygons (raw): 566797 (flat)  253 (hierarchical)
+    Elapsed: 0.110s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:121
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:122
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:123
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:124
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:125
+    Polygons (raw): 2119527 (flat)  2803 (hierarchical)
+    Elapsed: 0.130s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:126
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:127
+    Polygons (raw): 823500 (flat)  351 (hierarchical)
+    Elapsed: 0.110s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:128
+    Polygons (raw): 721556 (flat)  341 (hierarchical)
+    Elapsed: 0.120s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:129
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:130
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:131
+    Polygons (raw): 656732 (flat)  355 (hierarchical)
+    Elapsed: 0.120s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:132
+    Polygons (raw): 7372469 (flat)  8915 (hierarchical)
+    Elapsed: 0.130s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:134
+    Polygons (raw): 4693627 (flat)  322139 (hierarchical)
+    Elapsed: 0.290s  Memory: 883.00M
+"polygons" in: sky130A_mr.drc:135
+    Polygons (raw): 6898108 (flat)  319361 (hierarchical)
+    Elapsed: 0.300s  Memory: 891.00M
+"polygons" in: sky130A_mr.drc:137
+    Polygons (raw): 5147493 (flat)  1701292 (hierarchical)
+    Elapsed: 1.120s  Memory: 931.00M
+"polygons" in: sky130A_mr.drc:138
+    Polygons (raw): 1197437 (flat)  470665 (hierarchical)
+    Elapsed: 0.400s  Memory: 939.00M
+"polygons" in: sky130A_mr.drc:140
+    Polygons (raw): 2366859 (flat)  797408 (hierarchical)
+    Elapsed: 0.610s  Memory: 958.00M
+"polygons" in: sky130A_mr.drc:141
+    Polygons (raw): 127745 (flat)  98374 (hierarchical)
+    Elapsed: 0.190s  Memory: 959.00M
+"polygons" in: sky130A_mr.drc:143
+    Polygons (raw): 289747 (flat)  174656 (hierarchical)
+    Elapsed: 0.240s  Memory: 963.00M
+"polygons" in: sky130A_mr.drc:144
+    Polygons (raw): 91163 (flat)  70804 (hierarchical)
+    Elapsed: 0.170s  Memory: 965.00M
+"polygons" in: sky130A_mr.drc:146
+    Polygons (raw): 50500 (flat)  25568 (hierarchical)
+    Elapsed: 0.150s  Memory: 965.00M
+"polygons" in: sky130A_mr.drc:147
+    Polygons (raw): 8922 (flat)  8922 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:149
+    Polygons (raw): 86 (flat)  86 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:151
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:152
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:153
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:154
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:155
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:156
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:157
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:158
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:159
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:160
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:161
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:162
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:163
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:164
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:165
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:166
+    Polygons (raw): 51480 (flat)  4 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:167
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:168
+    Polygons (raw): 616917 (flat)  437 (hierarchical)
+    Elapsed: 0.110s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:169
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:170
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:171
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:172
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:173
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:174
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:175
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:176
+    Polygons (raw): 5 (flat)  4 (hierarchical)
+    Elapsed: 0.080s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:177
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:178
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:179
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:180
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:181
+    Polygons (raw): 59263 (flat)  1 (hierarchical)
+    Elapsed: 0.130s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:182
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:183
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:184
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:185
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:186
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:187
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:188
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:189
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:190
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:191
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:192
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:193
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:194
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:195
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:196
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:197
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:198
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:199
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:200
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:201
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:202
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:203
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+DRC section
+FEOL section
+START: 64/18 (dnwell)
+"width" in: sky130A_mr.drc:229
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.160s  Memory: 973.00M
+"output" in: sky130A_mr.drc:229
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 973.00M
+END: 64/18 (dnwell)
+"input" in: sky130A_mr.drc:233
+    Polygons (raw): 542235 (flat)  245 (hierarchical)
+    Elapsed: 0.180s  Memory: 986.00M
+"input" in: sky130A_mr.drc:234
+    Polygons (raw): 542927 (flat)  246 (hierarchical)
+    Elapsed: 0.120s  Memory: 986.00M
+"input" in: sky130A_mr.drc:235
+    Polygons (raw): 497493 (flat)  244 (hierarchical)
+    Elapsed: 0.120s  Memory: 986.00M
+START: 64/20 (nwell)
+"width" in: sky130A_mr.drc:239
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 7.780s  Memory: 1105.00M
+"output" in: sky130A_mr.drc:239
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1105.00M
+"space" in: sky130A_mr.drc:240
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.130s  Memory: 1647.00M
+"output" in: sky130A_mr.drc:240
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1647.00M
+"merge" in: sky130A_mr.drc:241
+    Polygons (raw): 1131 (flat)  979 (hierarchical)
+    Elapsed: 7.290s  Memory: 1650.00M
+"holes" in: sky130A_mr.drc:242
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1650.00M
+"enclosing" in: sky130A_mr.drc:242
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1650.00M
+"output" in: sky130A_mr.drc:242
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1650.00M
+END: 64/20 (nwell)
+START: 78/44 (hvtp)
+"width" in: sky130A_mr.drc:247
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 7.130s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:247
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"space" in: sky130A_mr.drc:248
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.110s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:248
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+END: 78/44 (hvtp)
+START: 18/20 (htvr)
+"width" in: sky130A_mr.drc:253
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.170s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:253
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"separation" in: sky130A_mr.drc:254
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:254
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"and" in: sky130A_mr.drc:255
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:255
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1645.00M
+END: 18/20 (htvr)
+START: 25/44 (lvtn)
+"width" in: sky130A_mr.drc:260
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.160s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:260
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"space" in: sky130A_mr.drc:261
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:261
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+END: 25/44 (lvtn)
+START: 92/44 (ncm)
+"width" in: sky130A_mr.drc:266
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.160s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:266
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"space" in: sky130A_mr.drc:267
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:267
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+END: 92/44 (ncm)
+START: 65/20 (diff)
+"or" in: sky130A_mr.drc:272
+    Polygons (raw): 1063327 (flat)  3113 (hierarchical)
+    Elapsed: 2.240s  Memory: 1645.00M
+"rectangles" in: sky130A_mr.drc:273
+    Polygons (raw): 766773 (flat)  640 (hierarchical)
+    Elapsed: 1.910s  Memory: 1645.00M
+"width" in: sky130A_mr.drc:273
+    Edge pairs: 49926 (flat)  2 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"polygons" in: sky130A_mr.drc:273
+    Polygons (raw): 49926 (flat)  2 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"edges" in: sky130A_mr.drc:274
+    Edges: 199704 (flat)  8 (hierarchical)
+    Elapsed: 0.140s  Memory: 1645.00M
+"outside_part" in: sky130A_mr.drc:274
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.180s  Memory: 1645.00M
+"outside" in: sky130A_mr.drc:274
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 2.280s  Memory: 1645.00M
+"edges" in: sky130A_mr.drc:274
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"not" in: sky130A_mr.drc:274
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:275
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1645.00M
+"outside" in: sky130A_mr.drc:276
+    Polygons (raw): 862063 (flat)  831 (hierarchical)
+    Elapsed: 0.820s  Memory: 1645.00M
+"width" in: sky130A_mr.drc:276
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 1.230s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:276
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+END: 65/20 (diff)
+START: 65/44 (tap)
+"rectangles" in: sky130A_mr.drc:280
+    Polygons (raw): 201645 (flat)  19049 (hierarchical)
+    Elapsed: 0.550s  Memory: 1645.00M
+"width" in: sky130A_mr.drc:280
+    Edge pairs: 49926 (flat)  2 (hierarchical)
+    Elapsed: 0.030s  Memory: 1645.00M
+"polygons" in: sky130A_mr.drc:280
+    Polygons (raw): 49926 (flat)  2 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"edges" in: sky130A_mr.drc:281
+    Edges: 199704 (flat)  8 (hierarchical)
+    Elapsed: 0.140s  Memory: 1645.00M
+"outside_part" in: sky130A_mr.drc:281
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.160s  Memory: 1645.00M
+"outside" in: sky130A_mr.drc:281
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.350s  Memory: 1645.00M
+"edges" in: sky130A_mr.drc:281
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"not" in: sky130A_mr.drc:281
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:282
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1645.00M
+"not" in: sky130A_mr.drc:283
+    Polygons (raw): 104388 (flat)  23 (hierarchical)
+    Elapsed: 0.520s  Memory: 1645.00M
+"width" in: sky130A_mr.drc:283
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.250s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:283
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+END: 65/44 (tap)
+"space" in: sky130A_mr.drc:286
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 2.930s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:286
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+START: 80/20 (tunm)
+"width" in: sky130A_mr.drc:290
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.160s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:290
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"space" in: sky130A_mr.drc:291
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:291
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1645.00M
+END: 80/20 (tunm)
+START: 66/20 (poly)
+"width" in: sky130A_mr.drc:296
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 3.250s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:296
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"not" in: sky130A_mr.drc:297
+    Polygons (raw): 1293897 (flat)  2737 (hierarchical)
+    Elapsed: 0.890s  Memory: 1645.00M
+"space" in: sky130A_mr.drc:297
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 3.230s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:297
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+START: 86/20 (rpm)
+"width" in: sky130A_mr.drc:302
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.160s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:302
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"space" in: sky130A_mr.drc:303
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.020s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:303
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+END: 86/20 (rpm)
+START: 79/20 (urpm)
+"width" in: sky130A_mr.drc:308
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.160s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:308
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"space" in: sky130A_mr.drc:309
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:309
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+END: 79/20 (urpm)
+START: 95/20 (npc)
+"width" in: sky130A_mr.drc:314
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 5.160s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:314
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1645.00M
+"space" in: sky130A_mr.drc:315
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 1.230s  Memory: 1645.00M
+"output" in: sky130A_mr.drc:315
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1645.00M
+END: 95/20 (npc)
+START: 93/44 (nsdm)
+"outside" in: sky130A_mr.drc:320
+    Polygons (raw): 45877 (flat)  983 (hierarchical)
+    Elapsed: 7.950s  Memory: 1661.00M
+"width" in: sky130A_mr.drc:320
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.460s  Memory: 1661.00M
+"output" in: sky130A_mr.drc:320
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1661.00M
+"not" in: sky130A_mr.drc:321
+    Polygons (raw): 542235 (flat)  245 (hierarchical)
+    Elapsed: 0.670s  Memory: 1661.00M
+"space" in: sky130A_mr.drc:321
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 8.330s  Memory: 1661.00M
+"output" in: sky130A_mr.drc:321
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1661.00M
+END: 93/44 (nsdm)
+START: 94/20 (psdm)
+"outside" in: sky130A_mr.drc:326
+    Polygons (raw): 45873 (flat)  980 (hierarchical)
+    Elapsed: 9.490s  Memory: 1662.00M
+"width" in: sky130A_mr.drc:326
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 1.930s  Memory: 1662.00M
+"output" in: sky130A_mr.drc:326
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1662.00M
+"not" in: sky130A_mr.drc:327
+    Polygons (raw): 542927 (flat)  246 (hierarchical)
+    Elapsed: 0.690s  Memory: 1662.00M
+"space" in: sky130A_mr.drc:327
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 9.740s  Memory: 1666.00M
+"output" in: sky130A_mr.drc:327
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1666.00M
+END: 94/20 (psdm)
+START: 66/44 (licon)
+"not" in: sky130A_mr.drc:338
+    Polygons (raw): 3365886 (flat)  159920 (hierarchical)
+    Elapsed: 4.830s  Memory: 1666.00M
+"and" in: sky130A_mr.drc:339
+    Polygons (raw): 4715743 (flat)  7526 (hierarchical)
+    Elapsed: 10.230s  Memory: 1666.00M
+"interacting" in: sky130A_mr.drc:339
+    Polygons (raw): 4584868 (flat)  51056 (hierarchical)
+    Elapsed: 6.400s  Memory: 1666.00M
+"not" in: sky130A_mr.drc:340
+    Polygons (raw): 3855130 (flat)  9095 (hierarchical)
+    Elapsed: 1.380s  Memory: 1666.00M
+"non_rectangles" in: sky130A_mr.drc:341
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.030s  Memory: 1666.00M
+"output" in: sky130A_mr.drc:341
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1666.00M
+"or" in: sky130A_mr.drc:342
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1666.00M
+"not" in: sky130A_mr.drc:342
+    Polygons (raw): 7372469 (flat)  8915 (hierarchical)
+    Elapsed: 0.010s  Memory: 1666.00M
+"edges" in: sky130A_mr.drc:342
+    Edges: 27778460 (flat)  35574 (hierarchical)
+    Elapsed: 3.420s  Memory: 1666.00M
+"without_length" in: sky130A_mr.drc:342
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 3.930s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:342
+    Edges: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"separation" in: sky130A_mr.drc:343
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 4.000s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:343
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"and" in: sky130A_mr.drc:344
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 2.440s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:344
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"interacting" in: sky130A_mr.drc:345
+    Polygons (raw): 1777204 (flat)  10305 (hierarchical)
+    Elapsed: 3.150s  Memory: 1716.00M
+"interacting" in: sky130A_mr.drc:345
+    Polygons (raw): 4584868 (flat)  51056 (hierarchical)
+    Elapsed: 6.640s  Memory: 1716.00M
+"and" in: sky130A_mr.drc:345
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 2.760s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:345
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+END: 66/44 (licon)
+START: 89/44 (capm)
+"and" in: sky130A_mr.drc:350
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"sized" in: sky130A_mr.drc:350
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1716.00M
+"width" in: sky130A_mr.drc:351
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.160s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:351
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"space" in: sky130A_mr.drc:352
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:352
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"interacting" in: sky130A_mr.drc:353
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 1.590s  Memory: 1716.00M
+"isolated" in: sky130A_mr.drc:353
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.170s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:353
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"isolated" in: sky130A_mr.drc:354
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.150s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:354
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"and" in: sky130A_mr.drc:355
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"enclosing" in: sky130A_mr.drc:355
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:355
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"enclosing" in: sky130A_mr.drc:356
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.130s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:356
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"enclosing" in: sky130A_mr.drc:357
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:357
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1716.00M
+"separation" in: sky130A_mr.drc:358
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:358
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+END: 89/44 (capm)
+START: 97/44 (cap2m)
+"and" in: sky130A_mr.drc:363
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"sized" in: sky130A_mr.drc:363
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1716.00M
+"width" in: sky130A_mr.drc:364
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.160s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:364
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1716.00M
+"space" in: sky130A_mr.drc:365
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:365
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"interacting" in: sky130A_mr.drc:366
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.520s  Memory: 1716.00M
+"isolated" in: sky130A_mr.drc:366
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.170s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:366
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"isolated" in: sky130A_mr.drc:368
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.170s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:368
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"and" in: sky130A_mr.drc:369
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"enclosing" in: sky130A_mr.drc:369
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:369
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"enclosing" in: sky130A_mr.drc:370
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.140s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:370
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"enclosing" in: sky130A_mr.drc:371
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:371
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"separation" in: sky130A_mr.drc:372
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:372
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1716.00M
+END: 97/44 (cap2m)
+FEOL section
+START: 75/20 (hvi)
+"not" in: sky130A_mr.drc:672
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1716.00M
+"width" in: sky130A_mr.drc:673
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.160s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:673
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"space" in: sky130A_mr.drc:674
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:674
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+END: 75/20 (hvi)
+START: 125/20 (hvntm)
+"not" in: sky130A_mr.drc:679
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1716.00M
+"width" in: sky130A_mr.drc:680
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.160s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:680
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"space" in: sky130A_mr.drc:681
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+"output" in: sky130A_mr.drc:681
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1716.00M
+END: 125/20 (hvntm)
+Writing report database: /mnt/uffs/user/u5295_dinesha/design/riscduino-dual_core__rd0_/jobs/mpw_precheck/c67aad4d-f15f-46c1-ad67-e0fe98739155/outputs/reports/klayout_feol_check.xml ..
+Total elapsed: 164.890s  Memory: 1700.00M

diff --git a/mpw_precheck/logs/klayout_feol_check.total b/mpw_precheck/logs/klayout_feol_check.total
new file mode 100644
index 0000000..c227083
--- /dev/null
+++ b/mpw_precheck/logs/klayout_feol_check.total

@@ -0,0 +1 @@
+0
\ No newline at end of file

diff --git a/mpw_precheck/logs/klayout_met_min_ca_density_check.log b/mpw_precheck/logs/klayout_met_min_ca_density_check.log
new file mode 100644
index 0000000..bf269b0
--- /dev/null
+++ b/mpw_precheck/logs/klayout_met_min_ca_density_check.log

@@ -0,0 +1,79 @@
+"polygons" in: met_min_ca_density.lydrc:35
+    Polygons (raw): 6113914 (flat)  324265 (hierarchical)
+    Elapsed: 0.380s  Memory: 881.00M
+"polygons" in: met_min_ca_density.lydrc:36
+    Polygons (raw): 6898108 (flat)  319361 (hierarchical)
+    Elapsed: 0.290s  Memory: 890.00M
+"polygons" in: met_min_ca_density.lydrc:38
+    Polygons (raw): 6466813 (flat)  1701817 (hierarchical)
+    Elapsed: 1.120s  Memory: 931.00M
+"polygons" in: met_min_ca_density.lydrc:39
+    Polygons (raw): 1197437 (flat)  470665 (hierarchical)
+    Elapsed: 0.400s  Memory: 937.00M
+"polygons" in: met_min_ca_density.lydrc:41
+    Polygons (raw): 2576121 (flat)  799671 (hierarchical)
+    Elapsed: 0.620s  Memory: 958.00M
+"polygons" in: met_min_ca_density.lydrc:42
+    Polygons (raw): 127745 (flat)  98374 (hierarchical)
+    Elapsed: 0.190s  Memory: 958.00M
+"polygons" in: met_min_ca_density.lydrc:44
+    Polygons (raw): 291384 (flat)  176293 (hierarchical)
+    Elapsed: 0.240s  Memory: 962.00M
+"polygons" in: met_min_ca_density.lydrc:45
+    Polygons (raw): 91163 (flat)  70804 (hierarchical)
+    Elapsed: 0.180s  Memory: 963.00M
+"polygons" in: met_min_ca_density.lydrc:47
+    Polygons (raw): 50826 (flat)  25885 (hierarchical)
+    Elapsed: 0.150s  Memory: 964.00M
+"polygons" in: met_min_ca_density.lydrc:48
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 964.00M
+"polygons" in: met_min_ca_density.lydrc:49
+    Polygons (raw): 8922 (flat)  8922 (hierarchical)
+    Elapsed: 0.010s  Memory: 964.00M
+"polygons" in: met_min_ca_density.lydrc:51
+    Polygons (raw): 172 (flat)  172 (hierarchical)
+    Elapsed: 0.010s  Memory: 964.00M
+"input" in: met_min_ca_density.lydrc:53
+    Polygons (raw): 172743 (flat)  208 (hierarchical)
+    Elapsed: 0.140s  Memory: 964.00M
+"area" in: met_min_ca_density.lydrc:55
+    Elapsed: 3.560s  Memory: 982.00M
+"polygons" in: met_min_ca_density.lydrc:59
+    Polygons (raw): 6113914 (flat)  324265 (hierarchical)
+    Elapsed: 0.310s  Memory: 983.00M
+"area" in: met_min_ca_density.lydrc:59
+    Elapsed: 30.400s  Memory: 1398.00M
+li1_ca_density is 0.7670139771778681
+"polygons" in: met_min_ca_density.lydrc:69
+    Polygons (raw): 6466813 (flat)  1701817 (hierarchical)
+    Elapsed: 1.140s  Memory: 1398.00M
+"area" in: met_min_ca_density.lydrc:69
+    Elapsed: 32.310s  Memory: 1406.00M
+m1_ca_density is 0.8746840999085461
+"polygons" in: met_min_ca_density.lydrc:79
+    Polygons (raw): 2576121 (flat)  799671 (hierarchical)
+    Elapsed: 0.640s  Memory: 1406.00M
+"area" in: met_min_ca_density.lydrc:79
+    Elapsed: 6.390s  Memory: 1450.00M
+m2_ca_density is 0.9227118089756188
+"polygons" in: met_min_ca_density.lydrc:89
+    Polygons (raw): 291384 (flat)  176293 (hierarchical)
+    Elapsed: 0.250s  Memory: 1450.00M
+"area" in: met_min_ca_density.lydrc:89
+    Elapsed: 1.550s  Memory: 1450.00M
+m3_ca_density is 0.9642644272162982
+"polygons" in: met_min_ca_density.lydrc:99
+    Polygons (raw): 50826 (flat)  25885 (hierarchical)
+    Elapsed: 0.150s  Memory: 1450.00M
+"area" in: met_min_ca_density.lydrc:99
+    Elapsed: 0.430s  Memory: 1450.00M
+m4_ca_density is 0.9026851351134417
+"polygons" in: met_min_ca_density.lydrc:109
+    Polygons (raw): 172 (flat)  172 (hierarchical)
+    Elapsed: 0.010s  Memory: 1450.00M
+"area" in: met_min_ca_density.lydrc:109
+    Elapsed: 0.200s  Memory: 1450.00M
+m5_ca_density is 0.9233860865504359
+Writing report database: /mnt/uffs/user/u5295_dinesha/design/riscduino-dual_core__rd0_/jobs/mpw_precheck/c67aad4d-f15f-46c1-ad67-e0fe98739155/outputs/reports/klayout_met_min_ca_density_check.xml ..
+Total elapsed: 85.900s  Memory: 1382.00M

diff --git a/mpw_precheck/logs/klayout_met_min_ca_density_check.total b/mpw_precheck/logs/klayout_met_min_ca_density_check.total
new file mode 100644
index 0000000..c227083
--- /dev/null
+++ b/mpw_precheck/logs/klayout_met_min_ca_density_check.total

@@ -0,0 +1 @@
+0
\ No newline at end of file

diff --git a/mpw_precheck/logs/klayout_offgrid_check.log b/mpw_precheck/logs/klayout_offgrid_check.log
new file mode 100644
index 0000000..a354fce
--- /dev/null
+++ b/mpw_precheck/logs/klayout_offgrid_check.log

@@ -0,0 +1,755 @@
+/opt/checks/tech-files/sky130A_mr.drc:38: warning: already initialized constant DRC::DRCEngine::FEOL
+/opt/checks/tech-files/sky130A_mr.drc:28: warning: previous definition of FEOL was here
+/opt/checks/tech-files/sky130A_mr.drc:44: warning: already initialized constant DRC::DRCEngine::BEOL
+/opt/checks/tech-files/sky130A_mr.drc:29: warning: previous definition of BEOL was here
+/opt/checks/tech-files/sky130A_mr.drc:48: warning: already initialized constant DRC::DRCEngine::OFFGRID
+/opt/checks/tech-files/sky130A_mr.drc:30: warning: previous definition of OFFGRID was here
+/opt/checks/tech-files/sky130A_mr.drc:56: warning: already initialized constant DRC::DRCEngine::SEAL
+/opt/checks/tech-files/sky130A_mr.drc:31: warning: previous definition of SEAL was here
+/opt/checks/tech-files/sky130A_mr.drc:62: warning: already initialized constant DRC::DRCEngine::FLOATING_MET
+/opt/checks/tech-files/sky130A_mr.drc:32: warning: previous definition of FLOATING_MET was here
+"input" in: sky130A_mr.drc:112
+    Polygons (raw): 1297426 (flat)  861 (hierarchical)
+    Elapsed: 0.190s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:113
+    Polygons (raw): 255714 (flat)  31 (hierarchical)
+    Elapsed: 0.130s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:114
+    Polygons (raw): 575046 (flat)  317 (hierarchical)
+    Elapsed: 0.110s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:115
+    Polygons (raw): 3 (flat)  1 (hierarchical)
+    Elapsed: 0.020s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:116
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:117
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:118
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:119
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:120
+    Polygons (raw): 566797 (flat)  253 (hierarchical)
+    Elapsed: 0.110s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:121
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:122
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:123
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:124
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 873.00M
+"polygons" in: sky130A_mr.drc:125
+    Polygons (raw): 2119527 (flat)  2803 (hierarchical)
+    Elapsed: 0.140s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:126
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:127
+    Polygons (raw): 823500 (flat)  351 (hierarchical)
+    Elapsed: 0.110s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:128
+    Polygons (raw): 721556 (flat)  341 (hierarchical)
+    Elapsed: 0.110s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:129
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:130
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:131
+    Polygons (raw): 656732 (flat)  355 (hierarchical)
+    Elapsed: 0.120s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:132
+    Polygons (raw): 7372469 (flat)  8915 (hierarchical)
+    Elapsed: 0.120s  Memory: 874.00M
+"polygons" in: sky130A_mr.drc:134
+    Polygons (raw): 4693627 (flat)  322139 (hierarchical)
+    Elapsed: 0.300s  Memory: 883.00M
+"polygons" in: sky130A_mr.drc:135
+    Polygons (raw): 6898108 (flat)  319361 (hierarchical)
+    Elapsed: 0.290s  Memory: 891.00M
+"polygons" in: sky130A_mr.drc:137
+    Polygons (raw): 5147493 (flat)  1701292 (hierarchical)
+    Elapsed: 1.130s  Memory: 931.00M
+"polygons" in: sky130A_mr.drc:138
+    Polygons (raw): 1197437 (flat)  470665 (hierarchical)
+    Elapsed: 0.390s  Memory: 939.00M
+"polygons" in: sky130A_mr.drc:140
+    Polygons (raw): 2366859 (flat)  797408 (hierarchical)
+    Elapsed: 0.620s  Memory: 958.00M
+"polygons" in: sky130A_mr.drc:141
+    Polygons (raw): 127745 (flat)  98374 (hierarchical)
+    Elapsed: 0.200s  Memory: 959.00M
+"polygons" in: sky130A_mr.drc:143
+    Polygons (raw): 289747 (flat)  174656 (hierarchical)
+    Elapsed: 0.230s  Memory: 963.00M
+"polygons" in: sky130A_mr.drc:144
+    Polygons (raw): 91163 (flat)  70804 (hierarchical)
+    Elapsed: 0.180s  Memory: 965.00M
+"polygons" in: sky130A_mr.drc:146
+    Polygons (raw): 50500 (flat)  25568 (hierarchical)
+    Elapsed: 0.140s  Memory: 965.00M
+"polygons" in: sky130A_mr.drc:147
+    Polygons (raw): 8922 (flat)  8922 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:149
+    Polygons (raw): 86 (flat)  86 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:151
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:152
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:153
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:154
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:155
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:156
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:157
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:158
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:159
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:160
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:161
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:162
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:163
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:164
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:165
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:166
+    Polygons (raw): 51480 (flat)  4 (hierarchical)
+    Elapsed: 0.010s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:167
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 966.00M
+"polygons" in: sky130A_mr.drc:168
+    Polygons (raw): 616917 (flat)  437 (hierarchical)
+    Elapsed: 0.110s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:169
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:170
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:171
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:172
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:173
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:174
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:175
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:176
+    Polygons (raw): 5 (flat)  4 (hierarchical)
+    Elapsed: 0.070s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:177
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:178
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:179
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:180
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:181
+    Polygons (raw): 59263 (flat)  1 (hierarchical)
+    Elapsed: 0.130s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:182
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:183
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:184
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:185
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:186
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:187
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:188
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:189
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:190
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:191
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.020s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:192
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:193
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:194
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:195
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:196
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:197
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:198
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:199
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:200
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:201
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:202
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+"polygons" in: sky130A_mr.drc:203
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 967.00M
+DRC section
+OFFGRID-ANGLES section
+"ongrid" in: sky130A_mr.drc:690
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.250s  Memory: 973.00M
+"output" in: sky130A_mr.drc:690
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 973.00M
+"with_angle" in: sky130A_mr.drc:691
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 973.00M
+"output" in: sky130A_mr.drc:691
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 973.00M
+"ongrid" in: sky130A_mr.drc:692
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 7.880s  Memory: 1086.00M
+"output" in: sky130A_mr.drc:692
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1086.00M
+"with_angle" in: sky130A_mr.drc:693
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1086.00M
+"output" in: sky130A_mr.drc:693
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1086.00M
+"ongrid" in: sky130A_mr.drc:694
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.250s  Memory: 1086.00M
+"output" in: sky130A_mr.drc:694
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1086.00M
+"with_angle" in: sky130A_mr.drc:695
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1086.00M
+"output" in: sky130A_mr.drc:695
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1086.00M
+"ongrid" in: sky130A_mr.drc:696
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.270s  Memory: 1086.00M
+"output" in: sky130A_mr.drc:696
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1086.00M
+"with_angle" in: sky130A_mr.drc:697
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1086.00M
+"output" in: sky130A_mr.drc:697
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1086.00M
+"ongrid" in: sky130A_mr.drc:698
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 7.390s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:698
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1084.00M
+"with_angle" in: sky130A_mr.drc:699
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:699
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"ongrid" in: sky130A_mr.drc:700
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.250s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:700
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"with_angle" in: sky130A_mr.drc:701
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:701
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"ongrid" in: sky130A_mr.drc:702
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.250s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:702
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"with_angle" in: sky130A_mr.drc:703
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:703
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1084.00M
+"ongrid" in: sky130A_mr.drc:704
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.250s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:704
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"with_angle" in: sky130A_mr.drc:705
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:705
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"ongrid" in: sky130A_mr.drc:706
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 2.140s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:706
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"ongrid" in: sky130A_mr.drc:707
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.770s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:707
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"and" in: sky130A_mr.drc:708
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"not" in: sky130A_mr.drc:708
+    Polygons (raw): 1297426 (flat)  861 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"with_angle" in: sky130A_mr.drc:708
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.030s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:708
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"and" in: sky130A_mr.drc:709
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"and" in: sky130A_mr.drc:709
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"with_angle" in: sky130A_mr.drc:709
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.160s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:709
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"and" in: sky130A_mr.drc:710
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"not" in: sky130A_mr.drc:710
+    Polygons (raw): 255714 (flat)  31 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"with_angle" in: sky130A_mr.drc:710
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.030s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:710
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"and" in: sky130A_mr.drc:711
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"and" in: sky130A_mr.drc:711
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"with_angle" in: sky130A_mr.drc:711
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.160s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:711
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"ongrid" in: sky130A_mr.drc:712
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.260s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:712
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"with_angle" in: sky130A_mr.drc:713
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:713
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 1084.00M
+"ongrid" in: sky130A_mr.drc:714
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 2.640s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:714
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"with_angle" in: sky130A_mr.drc:715
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.050s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:715
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"ongrid" in: sky130A_mr.drc:716
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.260s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:716
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"with_angle" in: sky130A_mr.drc:717
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:717
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"ongrid" in: sky130A_mr.drc:718
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 4.950s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:718
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"with_angle" in: sky130A_mr.drc:719
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.170s  Memory: 1084.00M
+"output" in: sky130A_mr.drc:719
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1084.00M
+"ongrid" in: sky130A_mr.drc:720
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 8.410s  Memory: 1102.00M
+"output" in: sky130A_mr.drc:720
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1102.00M
+"with_angle" in: sky130A_mr.drc:721
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.020s  Memory: 1102.00M
+"output" in: sky130A_mr.drc:721
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1102.00M
+"ongrid" in: sky130A_mr.drc:722
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 9.160s  Memory: 1104.00M
+"output" in: sky130A_mr.drc:722
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1104.00M
+"with_angle" in: sky130A_mr.drc:723
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.070s  Memory: 1104.00M
+"output" in: sky130A_mr.drc:723
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1104.00M
+"ongrid" in: sky130A_mr.drc:724
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 2.620s  Memory: 1104.00M
+"output" in: sky130A_mr.drc:724
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1104.00M
+"with_angle" in: sky130A_mr.drc:725
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.060s  Memory: 1104.00M
+"output" in: sky130A_mr.drc:725
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1104.00M
+"ongrid" in: sky130A_mr.drc:726
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 31.100s  Memory: 1406.00M
+"output" in: sky130A_mr.drc:726
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1406.00M
+"with_angle" in: sky130A_mr.drc:727
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.540s  Memory: 1406.00M
+"output" in: sky130A_mr.drc:727
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 1406.00M
+"ongrid" in: sky130A_mr.drc:728
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 46.830s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:728
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:729
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 2.150s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:729
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:730
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.260s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:730
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:731
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:731
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:732
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 32.700s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:732
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:733
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.420s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:733
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:734
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 4.570s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:734
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:735
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.450s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:735
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:736
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 6.790s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:736
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:737
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.280s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:737
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:738
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 1.110s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:738
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:739
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.090s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:739
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:740
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 1.670s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:740
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:741
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.050s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:741
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:742
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.880s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:742
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:743
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.070s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:743
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:744
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.260s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:744
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:745
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:745
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:746
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.530s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:746
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:747
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.020s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:747
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:748
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.360s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:748
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:749
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:749
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:750
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.280s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:750
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:751
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:751
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:752
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.270s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:752
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:753
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:753
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:754
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.260s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:754
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:755
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:755
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:756
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.270s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:756
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:757
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:757
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:758
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.270s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:758
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:759
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:759
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:760
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.280s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:760
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:761
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:761
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:762
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.270s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:762
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:763
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:763
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:764
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.260s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:764
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"with_angle" in: sky130A_mr.drc:765
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:765
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+"ongrid" in: sky130A_mr.drc:766
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.260s  Memory: 2338.00M
+"output" in: sky130A_mr.drc:766
+    Edge pairs: 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 2338.00M
+Writing report database: /mnt/uffs/user/u5295_dinesha/design/riscduino-dual_core__rd0_/jobs/mpw_precheck/c67aad4d-f15f-46c1-ad67-e0fe98739155/outputs/reports/klayout_offgrid_check.xml ..
+Total elapsed: 200.550s  Memory: 1695.00M

diff --git a/mpw_precheck/logs/klayout_offgrid_check.total b/mpw_precheck/logs/klayout_offgrid_check.total
new file mode 100644
index 0000000..c227083
--- /dev/null
+++ b/mpw_precheck/logs/klayout_offgrid_check.total

@@ -0,0 +1 @@
+0
\ No newline at end of file

diff --git a/mpw_precheck/logs/klayout_pin_label_purposes_overlapping_drawing_check.log b/mpw_precheck/logs/klayout_pin_label_purposes_overlapping_drawing_check.log
new file mode 100644
index 0000000..bb4b84f
--- /dev/null
+++ b/mpw_precheck/logs/klayout_pin_label_purposes_overlapping_drawing_check.log

@@ -0,0 +1,29 @@
+Running pin_label_purposes_overlapping_drawing.rb.drc on file=/root/riscduino-dual_core__rd0_/gds/user_project_wrapper.gds, topcell=user_project_wrapper, output to /mnt/uffs/user/u5295_dinesha/design/riscduino-dual_core__rd0_/jobs/mpw_precheck/c67aad4d-f15f-46c1-ad67-e0fe98739155/outputs/reports/klayout_pin_label_purposes_overlapping_drawing_check.xml
+  deep:true tiled:false threads:8
+--- #err|description, table for cell: user_project_wrapper
+NO-Check ----        pwell:64/44/EMP   122/16/dat    64/59/EMP    44/16/EMP     44/5/EMP
+         ----        nwell:64/20/dat    64/16/dat     64/5/EMP
+         ----         diff:65/20/dat    65/16/EMP     65/6/EMP
+         ----          tap:65/44/dat    65/48/EMP     65/5/EMP
+         ----         poly:66/20/dat    66/16/EMP     66/5/EMP
+         ----       licon1:66/44/dat    66/58/EMP
+         ----          li1:67/20/dat    67/16/dat     67/5/EMP
+         ----         mcon:67/44/dat    67/48/EMP
+         ----         met1:68/20/dat    68/16/dat     68/5/dat
+         ----          via:68/44/dat    68/58/EMP
+         ----         met2:69/20/dat    69/16/dat     69/5/dat
+         ----         via2:69/44/dat    69/58/EMP
+         ----         met3:70/20/dat    70/16/dat     70/5/dat
+         ----         via3:70/44/dat    70/48/EMP
+         ----         met4:71/20/dat    71/16/dat     71/5/dat
+         ----         via4:71/44/dat    71/48/EMP
+         ----         met5:72/20/dat    72/16/dat     72/5/EMP
+         ----          pad:76/20/EMP     76/5/EMP    76/16/EMP
+         ----          pnp:82/44/EMP    82/59/EMP
+         ----          npn:82/20/EMP     82/5/EMP
+         ----          rdl:74/20/EMP    74/16/EMP     74/5/EMP
+         ----     inductor:82/24/EMP    82/25/EMP
+       0 total error(s) among 0 error type(s), 33 checks, cell: user_project_wrapper
+Writing report...
+VmPeak:	 2392104 kB
+VmHWM:	 1189016 kB

diff --git a/mpw_precheck/logs/klayout_pin_label_purposes_overlapping_drawing_check.total b/mpw_precheck/logs/klayout_pin_label_purposes_overlapping_drawing_check.total
new file mode 100644
index 0000000..c227083
--- /dev/null
+++ b/mpw_precheck/logs/klayout_pin_label_purposes_overlapping_drawing_check.total

@@ -0,0 +1 @@
+0
\ No newline at end of file

diff --git a/mpw_precheck/logs/klayout_zeroarea_check.log b/mpw_precheck/logs/klayout_zeroarea_check.log
new file mode 100644
index 0000000..b693433
--- /dev/null
+++ b/mpw_precheck/logs/klayout_zeroarea_check.log

@@ -0,0 +1,4 @@
+0 zero-area shapes
+writing to /mnt/uffs/user/u5295_dinesha/design/riscduino-dual_core__rd0_/jobs/mpw_precheck/c67aad4d-f15f-46c1-ad67-e0fe98739155/outputs/user_project_wrapper_no_zero_areas.gds
+VmPeak:	 1585484 kB
+VmHWM:	 1255012 kB

diff --git a/mpw_precheck/logs/klayout_zeroarea_check.total b/mpw_precheck/logs/klayout_zeroarea_check.total
new file mode 100644
index 0000000..c227083
--- /dev/null
+++ b/mpw_precheck/logs/klayout_zeroarea_check.total

@@ -0,0 +1 @@
+0
\ No newline at end of file

diff --git a/mpw_precheck/logs/magic_drc_check.log b/mpw_precheck/logs/magic_drc_check.log
new file mode 100644
index 0000000..442ba7c
--- /dev/null
+++ b/mpw_precheck/logs/magic_drc_check.log

@@ -0,0 +1,547 @@
+
+Magic 8.3 revision 274 - Compiled on Fri Mar  4 22:53:06 UTC 2022.
+Starting magic under Tcl interpreter
+Using the terminal as the console.
+Using NULL graphics device.
+Processing system .magicrc file
+Sourcing design .magicrc for technology sky130A ...
+2 Magic internal units = 1 Lambda
+Input style sky130(vendor): scaleFactor=2, multiplier=2
+The following types are not handled by extraction and will be treated as non-electrical types:
+    mvobsactive ubm 
+Scaled tech values by 2 / 1 to match internal grid scaling
+Loading sky130A Device Generator Menu ...
+Loading "/opt/checks/drc_checks/magic/magic_drc_check.tcl" from command line.
+Detected an SRAM module
+Pre-loading a maglef of the SRAM block: sky130_sram_2kbyte_1rw1r_32x512_8
+Scaled magic input cell sky130_sram_2kbyte_1rw1r_32x512_8 geometry by factor of 2
+Warning: Calma reading is not undoable!  I hope that's OK.
+Library written using GDS-II Release 3.0
+Library name: user_project_wrapper
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_39".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_19".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_14".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_13".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_7".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_38".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_33".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_32".
+Reading "sky130_fd_bd_sram__openram_dff".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_row_addr_dff".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_wmask_dff".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_cr_3".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_col_addr_dff".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_data_dff".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_16".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_29".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_28".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_11".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m1_w0_360_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_12".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m1_w1_120_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_1".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m1_w0_740_sactive_dli".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m1_w0_740_sli_dactive".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m1_w1_120_sli_dli".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pnand2_1".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m3_w1_680_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m3_w1_680_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_3".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m2_w0_740_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m2_w1_260_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_2".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_dff_buf_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_dff_buf_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m7_w1_680_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m7_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_4".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver_1".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pnand2_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pand2_1".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m24_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m24_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_14".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m8_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m8_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_13".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m3_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m3_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_12".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_11".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver_3".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_17".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_delay_chain".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m18_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m18_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_16".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver_5".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m1_w0_740_sactive_dactive".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pnand3".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pand3_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m22_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m22_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_15".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver_4".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pand3".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m42_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m42_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_10".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m15_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m15_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_9".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m5_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m5_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_8".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m2_w1_260_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m2_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_7".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver_2".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_control_logic_rw".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_cr_5".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_dff_buf_array_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m41_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m41_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_20".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m14_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m14_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_19".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m5_w1_680_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_18".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver_6".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_control_logic_r".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_cr_4".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_20".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_17".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pand2_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_hierarchical_predecode2x4_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_15".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m1_w7_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m1_w7_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_dec_0".
+CIF file read warning: CIF style sky130(vendor): units rescaled by factor of 5 / 1
+Reading "sky130_fd_bd_sram__openram_dp_nand2_dec".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_and2_dec_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_wordline_driver".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_wordline_driver_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_dec".
+Reading "sky130_fd_bd_sram__openram_dp_nand3_dec".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_and3_dec".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_hierarchical_predecode3x8".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_and2_dec".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_hierarchical_predecode2x4".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_hierarchical_decoder".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_port_address_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_port_address".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_27".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_26".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_25".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_24".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m1_w2_880_sli_dli".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_column_mux_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_column_mux_array_0".
+Reading "sky130_fd_bd_sram__openram_sense_amp".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_sense_amp_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_23".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_21".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_22".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m1_w0_550_sli_dli".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_precharge_1".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_precharge_array_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_port_data_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_column_mux".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_column_mux_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pnand2".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pand2".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_write_mask_and_array".
+Reading "sky130_fd_bd_sram__openram_write_driver".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_write_driver_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_precharge_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_precharge_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_port_data".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_9".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_8".
+Reading "sky130_fd_bd_sram__openram_dp_cell_cap_row".
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_cap_row" (byte position 2620068): Unknown layer/datatype in boundary, layer=33 type=42
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_cap_row" (byte position 2620772): Unknown layer/datatype in boundary, layer=33 type=43
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_cap_row" (byte position 2621732): Unknown layer/datatype in boundary, layer=22 type=21
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_row_cap_array_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_row_cap_array".
+Reading "sky130_fd_bd_sram__openram_dp_cell_cap_col".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_col_cap_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_col_cap_array_0".
+Reading "sky130_fd_bd_sram__openram_dp_cell_dummy".
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_dummy" (byte position 3113978): Unknown layer/datatype in boundary, layer=33 type=42
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_dummy" (byte position 3117754): Unknown layer/datatype in boundary, layer=33 type=43
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_dummy" (byte position 3121946): Unknown layer/datatype in boundary, layer=22 type=21
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_dummy" (byte position 3126746): Unknown layer/datatype in boundary, layer=22 type=22
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_dummy" (byte position 3128794): Unknown layer/datatype in boundary, layer=235 type=0
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_dummy_array".
+Reading "sky130_fd_bd_sram__openram_dp_cell_replica".
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_replica" (byte position 3308236): Unknown layer/datatype in boundary, layer=33 type=42
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_replica" (byte position 3312012): Unknown layer/datatype in boundary, layer=33 type=43
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_replica" (byte position 3316204): Unknown layer/datatype in boundary, layer=22 type=21
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_replica" (byte position 3322668): Unknown layer/datatype in boundary, layer=22 type=22
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_replica" (byte position 3324844): Unknown layer/datatype in boundary, layer=235 type=0
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_replica_column_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_replica_column".
+Reading "sky130_fd_bd_sram__openram_dp_cell".
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell" (byte position 3565294): Unknown layer/datatype in boundary, layer=33 type=42
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell" (byte position 3569070): Unknown layer/datatype in boundary, layer=33 type=43
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell" (byte position 3573262): Unknown layer/datatype in boundary, layer=22 type=21
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell" (byte position 3579726): Unknown layer/datatype in boundary, layer=22 type=22
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell" (byte position 3581902): Unknown layer/datatype in boundary, layer=235 type=0
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_bitcell_array".
+    5000 uses
+    10000 uses
+    15000 uses
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_replica_bitcell_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_bank".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8".
+Warning:  cell sky130_sram_2kbyte_1rw1r_32x512_8 already existed before reading GDS!
+Using pre-existing cell definition
+Reading "sky130_fd_sc_hd__decap_3".
+Reading "sky130_fd_sc_hd__fill_1".
+Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
+Reading "sky130_fd_sc_hd__decap_8".
+Reading "sky130_fd_sc_hd__decap_12".
+Reading "sky130_fd_sc_hd__clkbuf_1".
+Reading "sky130_fd_sc_hd__decap_6".
+Reading "sky130_fd_sc_hd__fill_2".
+Reading "sky130_fd_sc_hd__decap_4".
+Reading "sky130_fd_sc_hd__diode_2".
+Reading "sky130_fd_sc_hd__dfxtp_1".
+Reading "sky130_fd_sc_hd__dfxtp_2".
+Reading "sky130_fd_sc_hd__mux2_1".
+Reading "sky130_fd_sc_hd__clkbuf_16".
+Reading "sky130_fd_sc_hd__clkbuf_2".
+Reading "sky130_fd_sc_hd__dlymetal6s2s_1".
+Reading "sky130_fd_sc_hd__buf_2".
+Reading "sky130_fd_sc_hd__o211a_1".
+Reading "sky130_fd_sc_hd__a221o_1".
+Reading "sky130_fd_sc_hd__clkbuf_4".
+Reading "sky130_fd_sc_hd__o32a_1".
+Reading "sky130_fd_sc_hd__or2_1".
+Reading "sky130_fd_sc_hd__and2b_1".
+Reading "sky130_fd_sc_hd__a21o_1".
+Reading "sky130_fd_sc_hd__xnor2_1".
+Reading "sky130_fd_sc_hd__a31o_1".
+Reading "sky130_fd_sc_hd__and2_1".
+Reading "sky130_fd_sc_hd__a311o_1".
+Reading "sky130_fd_sc_hd__nand2_1".
+Reading "sky130_fd_sc_hd__a211oi_2".
+Reading "sky130_fd_sc_hd__xor2_1".
+Reading "sky130_fd_sc_hd__o21a_1".
+Reading "sky130_fd_sc_hd__and3_1".
+Reading "sky130_fd_sc_hd__or2b_1".
+Reading "sky130_fd_sc_hd__o21ai_1".
+Reading "sky130_fd_sc_hd__o211ai_2".
+Reading "sky130_fd_sc_hd__nor2_1".
+Reading "sky130_fd_sc_hd__a21oi_1".
+Reading "sky130_fd_sc_hd__o31a_1".
+Reading "sky130_fd_sc_hd__inv_2".
+Reading "sky130_fd_sc_hd__mux2_2".
+Reading "sky130_fd_sc_hd__a22o_1".
+Reading "sky130_fd_sc_hd__buf_4".
+Reading "sky130_fd_sc_hd__o21ai_2".
+Reading "sky130_fd_sc_hd__or4_1".
+Reading "sky130_fd_sc_hd__and3b_1".
+Reading "sky130_fd_sc_hd__o311a_1".
+Reading "sky130_fd_sc_hd__or3_1".
+Reading "sky130_fd_sc_hd__nor3_1".
+Reading "sky130_fd_sc_hd__mux2_4".
+Reading "sky130_fd_sc_hd__o21ba_1".
+Reading "sky130_fd_sc_hd__clkinv_2".
+Reading "sky130_fd_sc_hd__a21o_2".
+Reading "sky130_fd_sc_hd__o31ai_4".
+Reading "sky130_fd_sc_hd__nand2_2".
+Reading "sky130_fd_sc_hd__o31a_2".
+Reading "sky130_fd_sc_hd__nor3b_1".
+Reading "sky130_fd_sc_hd__a21oi_4".
+Reading "sky130_fd_sc_hd__a31o_2".
+Reading "sky130_fd_sc_hd__clkbuf_8".
+Reading "sky130_fd_sc_hd__o21bai_1".
+Reading "sky130_fd_sc_hd__o311a_2".
+Reading "sky130_fd_sc_hd__or2_2".
+Reading "sky130_fd_sc_hd__o41a_1".
+Reading "sky130_fd_sc_hd__buf_6".
+Reading "sky130_fd_sc_hd__a21oi_2".
+Reading "sky130_fd_sc_hd__nand3_1".
+Reading "sky130_fd_sc_hd__and3_2".
+Reading "sky130_fd_sc_hd__and4_1".
+Reading "sky130_fd_sc_hd__a22oi_1".
+Reading "sky130_fd_sc_hd__nand2b_1".
+Reading "sky130_fd_sc_hd__and2_2".
+Reading "sky130_fd_sc_hd__a211oi_1".
+Reading "sky130_fd_sc_hd__xor2_2".
+Reading "sky130_fd_sc_hd__nor2b_1".
+Reading "sky130_fd_sc_hd__a211o_1".
+Reading "sky130_fd_sc_hd__o31ai_2".
+Reading "sky130_fd_sc_hd__nor2_2".
+Reading "sky130_fd_sc_hd__and4b_1".
+Reading "sky130_fd_sc_hd__or3b_1".
+Reading "sky130_fd_sc_hd__o41ai_2".
+Reading "sky130_fd_sc_hd__o21bai_2".
+Reading "sky130_fd_sc_hd__and4_2".
+Reading "sky130_fd_sc_hd__dfrtp_1".
+Reading "sky130_fd_sc_hd__a2bb2o_1".
+Reading "sky130_fd_sc_hd__nor3_4".
+Reading "sky130_fd_sc_hd__a21boi_1".
+Reading "sky130_fd_sc_hd__a32o_1".
+Reading "sky130_fd_sc_hd__a311o_2".
+Reading "sky130_fd_sc_hd__o41a_4".
+Reading "sky130_fd_sc_hd__o22ai_2".
+Reading "sky130_fd_sc_hd__or4_4".
+Reading "sky130_fd_sc_hd__o22a_1".
+Reading "sky130_fd_sc_hd__a22o_4".
+Reading "sky130_fd_sc_hd__dfrtp_4".
+Reading "sky130_fd_sc_hd__o21ai_4".
+Reading "sky130_fd_sc_hd__a22oi_2".
+Reading "sky130_fd_sc_hd__o2bb2a_1".
+Reading "sky130_fd_sc_hd__dfrtp_2".
+Reading "sky130_fd_sc_hd__buf_8".
+Reading "sky130_fd_sc_hd__buf_12".
+Reading "sky130_fd_sc_hd__xnor2_2".
+Reading "sky130_fd_sc_hd__a31oi_4".
+Reading "sky130_fd_sc_hd__or3_2".
+Reading "sky130_fd_sc_hd__xnor2_4".
+Reading "sky130_fd_sc_hd__o221a_1".
+Reading "sky130_fd_sc_hd__clkdlybuf4s50_1".
+Reading "sky130_fd_sc_hd__nor4_2".
+Reading "sky130_fd_sc_hd__or3b_2".
+Reading "sky130_fd_sc_hd__o211a_4".
+Reading "sky130_fd_sc_hd__or2b_2".
+Reading "sky130_fd_sc_hd__nand3b_2".
+Reading "sky130_fd_sc_hd__clkdlybuf4s25_1".
+Reading "sky130_fd_sc_hd__o32a_2".
+Reading "sky130_fd_sc_hd__or3b_4".
+Reading "sky130_fd_sc_hd__a211oi_4".
+Reading "sky130_fd_sc_hd__and2b_2".
+Reading "sky130_fd_sc_hd__a32o_2".
+Reading "sky130_fd_sc_hd__nand3_2".
+Reading "sky130_fd_sc_hd__a22o_2".
+Reading "sky130_fd_sc_hd__a32o_4".
+Reading "sky130_fd_sc_hd__a221oi_2".
+Reading "sky130_fd_sc_hd__nand2_4".
+Reading "sky130_fd_sc_hd__a2bb2o_4".
+Reading "sky130_fd_sc_hd__or4_2".
+Reading "sky130_fd_sc_hd__or2_4".
+Reading "sky130_fd_sc_hd__o31ai_1".
+Reading "sky130_fd_sc_hd__o41a_2".
+Reading "sky130_fd_sc_hd__o22a_2".
+Reading "sky130_fd_sc_hd__a31o_4".
+Reading "sky130_fd_sc_hd__a2bb2o_2".
+Reading "sky130_fd_sc_hd__a21boi_4".
+Reading "sky130_fd_sc_hd__xor2_4".
+Reading "sky130_fd_sc_hd__or3_4".
+Reading "sky130_fd_sc_hd__nor2_4".
+Reading "sky130_fd_sc_hd__o21a_2".
+Reading "sky130_fd_sc_hd__mux4_2".
+Reading "sky130_fd_sc_hd__a221o_2".
+Reading "sky130_fd_sc_hd__a21bo_4".
+Reading "sky130_fd_sc_hd__a21bo_1".
+Reading "sky130_fd_sc_hd__a2111o_4".
+Reading "sky130_fd_sc_hd__o21ba_4".
+Reading "sky130_fd_sc_hd__and4bb_1".
+Reading "sky130_fd_sc_hd__a211o_4".
+Reading "sky130_fd_sc_hd__o211a_2".
+Reading "sky130_fd_sc_hd__mux4_1".
+Reading "sky130_fd_sc_hd__or4b_2".
+Reading "sky130_fd_sc_hd__a22oi_4".
+Reading "sky130_fd_sc_hd__a211o_2".
+Reading "sky130_fd_sc_hd__a2111o_2".
+Reading "sky130_fd_sc_hd__nand4_1".
+Reading "sky130_fd_sc_hd__a21bo_2".
+Reading "sky130_fd_sc_hd__or4b_1".
+Reading "sky130_fd_sc_hd__o2111a_1".
+Reading "sky130_fd_sc_hd__and4b_2".
+Reading "sky130_fd_sc_hd__a41o_1".
+Reading "sky130_fd_sc_hd__a2111oi_4".
+Reading "sky130_fd_sc_hd__o221a_2".
+Reading "sky130_fd_sc_hd__o22ai_4".
+Reading "sky130_fd_sc_hd__o22a_4".
+Reading "sky130_fd_sc_hd__a2111o_1".
+CIF file read warning: Input off lambda grid by 2/5; snapped to grid.
+Reading "sky130_fd_sc_hd__clkinv_4".
+Reading "sky130_fd_sc_hd__nand4_2".
+Reading "sky130_fd_sc_hd__nor4_4".
+Reading "sky130_fd_sc_hd__o211ai_4".
+Reading "sky130_fd_sc_hd__o2bb2ai_2".
+Reading "sky130_fd_sc_hd__nor2_8".
+Reading "sky130_fd_sc_hd__dfxtp_4".
+Reading "sky130_fd_sc_hd__o22ai_1".
+Reading "sky130_fd_sc_hd__o221ai_2".
+Reading "sky130_fd_sc_hd__o221ai_1".
+Reading "sky130_fd_sc_hd__or4bb_2".
+Reading "sky130_fd_sc_hd__mux2_8".
+Reading "sky130_fd_sc_hd__nand4_4".
+Reading "sky130_fd_sc_hd__nand2_8".
+Reading "sky130_fd_sc_hd__or4bb_1".
+Reading "sky130_fd_sc_hd__and3b_2".
+Reading "sky130_fd_sc_hd__or4b_4".
+Reading "sky130_fd_sc_hd__nand3b_1".
+Reading "sky130_fd_sc_hd__or2b_4".
+Reading "sky130_fd_sc_hd__and4b_4".
+Reading "sky130_fd_sc_hd__o2bb2a_2".
+Reading "sky130_fd_sc_hd__or4bb_4".
+Reading "sky130_fd_sc_hd__a221oi_1".
+Reading "sky130_fd_sc_hd__a221o_4".
+Reading "sky130_fd_sc_hd__inv_6".
+Reading "sky130_fd_sc_hd__a32oi_4".
+Reading "sky130_fd_sc_hd__a221oi_4".
+Reading "sky130_fd_sc_hd__dfstp_1".
+Reading "sky130_fd_sc_hd__a2111oi_2".
+Reading "sky130_fd_sc_hd__and2_4".
+Reading "sky130_fd_sc_hd__inv_4".
+Reading "sky130_fd_sc_hd__a31oi_1".
+Reading "sky130_fd_sc_hd__nor3_2".
+Reading "sky130_fd_sc_hd__a21o_4".
+Reading "sky130_fd_sc_hd__nor3b_2".
+Reading "sky130_fd_sc_hd__o21a_4".
+Reading "sky130_fd_sc_hd__a21boi_2".
+Reading "sky130_fd_sc_hd__nor4b_4".
+Reading "sky130_fd_sc_hd__and4bb_2".
+Reading "sky130_fd_sc_hd__and4bb_4".
+Reading "sky130_fd_sc_hd__a311o_4".
+Reading "sky130_fd_sc_hd__a311oi_4".
+Reading "sky130_fd_sc_hd__o2111ai_2".
+Reading "sky130_fd_sc_hd__and4_4".
+Reading "sky130_fd_sc_hd__dfstp_2".
+Reading "sky130_fd_sc_hd__o221a_4".
+Reading "sky130_fd_sc_hd__nor4_1".
+Reading "sky130_fd_sc_hd__o21bai_4".
+Reading "sky130_fd_sc_hd__and3_4".
+Reading "sky130_fd_sc_hd__conb_1".
+Reading "sky130_fd_sc_hd__dfstp_4".
+Reading "ycr_core_top".
+    5000 uses
+    10000 uses
+    15000 uses
+    20000 uses
+    25000 uses
+    30000 uses
+    35000 uses
+    40000 uses
+    45000 uses
+    50000 uses
+    55000 uses
+    60000 uses
+    65000 uses
+    70000 uses
+    75000 uses
+    80000 uses
+    85000 uses
+    90000 uses
+Reading "sky130_fd_sc_hd__inv_8".
+Reading "sky130_fd_sc_hd__clkinv_8".
+Reading "sky130_fd_sc_hd__o2111ai_1".
+Reading "sky130_fd_sc_hd__o211ai_1".
+Reading "sky130_fd_sc_hd__o221ai_4".
+Reading "sky130_fd_sc_hd__a2bb2oi_1".
+Reading "sky130_fd_sc_hd__o21ba_2".
+Reading "sky130_fd_sc_hd__o32a_4".
+Reading "sky130_fd_sc_hd__inv_12".
+Reading "sky130_fd_sc_hd__o2bb2ai_1".
+Reading "sky130_fd_sc_hd__a31oi_2".
+Reading "sky130_fd_sc_hd__a2bb2oi_2".
+Reading "sky130_fd_sc_hd__o2111ai_4".
+Reading "sky130_fd_sc_hd__a41o_2".
+Reading "sky130_fd_sc_hd__clkdlybuf4s15_2".
+Reading "ycr2_mintf".
+    5000 uses
+    10000 uses
+    15000 uses
+    20000 uses
+    25000 uses
+    30000 uses
+    35000 uses
+    40000 uses
+    45000 uses
+    50000 uses
+    55000 uses
+    60000 uses
+    65000 uses
+    70000 uses
+    75000 uses
+    80000 uses
+    85000 uses
+    90000 uses
+Reading "sky130_fd_sc_hd__dlygate4sd3_1".
+Reading "sky130_fd_sc_hd__a311oi_1".
+Reading "sky130_fd_sc_hd__nand3b_4".
+Reading "sky130_fd_sc_hd__nor4b_2".
+Reading "sky130_fd_sc_hd__and2b_4".
+Reading "wb_host".
+    5000 uses
+    10000 uses
+    15000 uses
+    20000 uses
+Reading "sky130_fd_sc_hd__a2111oi_1".
+Reading "sky130_fd_sc_hd__nor4b_1".
+Reading "sky130_fd_sc_hd__a311oi_2".
+Reading "sky130_fd_sc_hd__nor2b_2".
+Reading "uart_i2c_usb_spi_top".
+    5000 uses
+    10000 uses
+    15000 uses
+    20000 uses
+    25000 uses
+    30000 uses
+    35000 uses
+    40000 uses
+    45000 uses
+    50000 uses
+Reading "sky130_fd_sc_hd__a41o_4".
+Reading "sky130_fd_sc_hd__a41oi_4".
+Reading "sky130_fd_sc_hd__o31a_4".
+Reading "sky130_fd_sc_hd__nand3_4".
+Reading "sky130_fd_sc_hd__and3b_4".
+Reading "sky130_fd_sc_hd__o2111a_4".
+Reading "wb_interconnect".
+    5000 uses
+    10000 uses
+    15000 uses
+    20000 uses
+    25000 uses
+    30000 uses
+    35000 uses
+    40000 uses
+    45000 uses
+    50000 uses
+    55000 uses
+    60000 uses
+    65000 uses
+    70000 uses
+    75000 uses
+Reading "pinmux".
+    5000 uses
+    10000 uses
+    15000 uses
+    20000 uses
+    25000 uses
+    30000 uses
+    35000 uses
+Reading "sky130_fd_sc_hd__nor3b_4".
+Reading "sky130_fd_sc_hd__nand2b_2".
+Reading "qspim_top".
+    5000 uses
+    10000 uses
+    15000 uses
+    20000 uses
+    25000 uses
+    30000 uses
+    35000 uses
+Reading "user_project_wrapper".
+[INFO]: Loading user_project_wrapper
+
+DRC style is now "drc(full)"
+Loading DRC CIF style.
+No errors found.
+[INFO]: COUNT: 0
+[INFO]: Should be divided by 3 or 4
+[INFO]: DRC Checking DONE (/mnt/uffs/user/u5295_dinesha/design/riscduino-dual_core__rd0_/jobs/mpw_precheck/c67aad4d-f15f-46c1-ad67-e0fe98739155/outputs/reports/magic_drc_check.drc.report)
+[INFO]: Saving mag view with DRC errors(/mnt/uffs/user/u5295_dinesha/design/riscduino-dual_core__rd0_/jobs/mpw_precheck/c67aad4d-f15f-46c1-ad67-e0fe98739155/outputs/user_project_wrapper.magic.drc.mag)
+[INFO]: Saved

diff --git a/mpw_precheck/logs/magic_drc_check.total b/mpw_precheck/logs/magic_drc_check.total
new file mode 100644
index 0000000..c227083
--- /dev/null
+++ b/mpw_precheck/logs/magic_drc_check.total

@@ -0,0 +1 @@
+0
\ No newline at end of file

diff --git a/mpw_precheck/logs/pdks.info b/mpw_precheck/logs/pdks.info
new file mode 100644
index 0000000..19f87e1
--- /dev/null
+++ b/mpw_precheck/logs/pdks.info

@@ -0,0 +1,2 @@
+Open PDKs 27ecf1c16911f7dd4428ffab96f62c1fb876ea70
+Skywater PDK c094b6e83a4f9298e47f696ec5a7fd53535ec5eb
\ No newline at end of file

diff --git a/mpw_precheck/logs/precheck.log b/mpw_precheck/logs/precheck.log
new file mode 100644
index 0000000..5d300f3
--- /dev/null
+++ b/mpw_precheck/logs/precheck.log

@@ -0,0 +1,71 @@
+2022-03-20 08:27:19 - [INFO] - {{Project Git Info}} Repository: https://github.com/dineshannayya/riscduino_dcore.git | Branch: main | Commit: 795890a177e9180478b895f4163340f69d9edc39
+2022-03-20 08:27:19 - [INFO] - {{EXTRACTING FILES}} Extracting compressed files in: riscduino-dual_core__rd0_
+2022-03-20 08:27:24 - [INFO] - {{Project Type Info}} digital
+2022-03-20 08:27:25 - [INFO] - {{Project GDS Info}} user_project_wrapper: 197a1b97303ea5f767d1555c44fe5e5a677fa98e
+2022-03-20 08:27:25 - [INFO] - {{Tools Info}} KLayout: v0.27.8 | Magic: v8.3.274
+2022-03-20 08:27:25 - [INFO] - {{PDKs Info}} Open PDKs: 27ecf1c16911f7dd4428ffab96f62c1fb876ea70 | Skywater PDK: c094b6e83a4f9298e47f696ec5a7fd53535ec5eb
+2022-03-20 08:27:25 - [INFO] - {{START}} Precheck Started, the full log 'precheck.log' will be located in 'riscduino-dual_core__rd0_/jobs/mpw_precheck/c67aad4d-f15f-46c1-ad67-e0fe98739155/logs'
+2022-03-20 08:27:25 - [INFO] - {{PRECHECK SEQUENCE}} Precheck will run the following checks: [License, Makefile, Default, Documentation, Consistency, XOR, Magic DRC, Klayout FEOL, Klayout BEOL, Klayout Offgrid, Klayout Metal Minimum Clear Area Density, Klayout Pin Label Purposes Overlapping Drawing, Klayout ZeroArea]
+2022-03-20 08:27:25 - [INFO] - {{STEP UPDATE}} Executing Check 1 of 13: License
+2022-03-20 08:27:26 - [INFO] - An approved LICENSE (Apache-2.0) was found in riscduino-dual_core__rd0_.
+2022-03-20 08:27:26 - [INFO] - {{MAIN LICENSE CHECK PASSED}} An approved LICENSE was found in project root.
+2022-03-20 08:27:27 - [INFO] - An approved LICENSE (Apache-2.0) was found in riscduino-dual_core__rd0_.
+2022-03-20 08:27:27 - [INFO] - {{SUBMODULES LICENSE CHECK PASSED}} No prohibited LICENSE file(s) was found in project submodules
+2022-03-20 08:27:29 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/core/usb1d_ctrl.v): 'utf-8' codec can't decode byte 0x96 in position 5130: invalid start byte
+2022-03-20 08:27:29 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (riscduino-dual_core__rd0_/verilog/dv/model/mt48lc8m8a2.v): 'utf-8' codec can't decode byte 0xa9 in position 1830: invalid start byte
+2022-03-20 08:27:29 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (riscduino-dual_core__rd0_/verilog/dv/user_sspi/.flash1.hex.swp): 'utf-8' codec can't decode byte 0xa0 in position 16: invalid start byte
+2022-03-20 08:27:29 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (riscduino-dual_core__rd0_/verilog/dv/user_sspi/.sspi_task.v.swp): 'utf-8' codec can't decode byte 0xae in position 16: invalid start byte
+2022-03-20 08:27:29 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (riscduino-dual_core__rd0_/verilog/dv/user_sspi/.user_sspi_tb.v.swp): 'utf-8' codec can't decode byte 0xe4 in position 20: invalid continuation byte
+2022-03-20 08:27:29 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (riscduino-dual_core__rd0_/verilog/dv/user_uart/.user_uart.c.un~): 'utf-8' codec can't decode byte 0x9f in position 3: invalid start byte
+2022-03-20 08:27:29 - [ERROR] - SPDX COMPLIANCE FILE UNICODE DECODE EXCEPTION in (riscduino-dual_core__rd0_/verilog/dv/user_uart/simx.fst): 'utf-8' codec can't decode byte 0xde in position 22: invalid continuation byte
+2022-03-20 08:27:29 - [WARNING] - {{SPDX COMPLIANCE CHECK FAILED}} Found 447 non-compliant file(s) with the SPDX Standard.
+2022-03-20 08:27:29 - [INFO] - SPDX COMPLIANCE: NON-COMPLIANT FILE(S) PREVIEW: ['riscduino-dual_core__rd0_/Makefile', 'riscduino-dual_core__rd0_/run_regress', 'riscduino-dual_core__rd0_/gds/.magicrc', 'riscduino-dual_core__rd0_/hacks/patch/pdngen.patch', 'riscduino-dual_core__rd0_/hacks/patch/resizer.patch', 'riscduino-dual_core__rd0_/hacks/src/OpenROAD/PdnGen.tcl', 'riscduino-dual_core__rd0_/hacks/src/OpenROAD/Resizer.cc', 'riscduino-dual_core__rd0_/hacks/src/OpenSTA/network/ConcreteNetwork.cc', 'riscduino-dual_core__rd0_/hacks/src/OpenSTA/tcl/NetworkEdit.tcl', 'riscduino-dual_core__rd0_/hacks/src/OpenSTA/tcl/Sta.tcl', 'riscduino-dual_core__rd0_/hacks/src/openlane/io_place.py', 'riscduino-dual_core__rd0_/hacks/src/openlane/synth.tcl', 'riscduino-dual_core__rd0_/hacks/src/openlane/synth_top.tcl', 'riscduino-dual_core__rd0_/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib', 'riscduino-dual_core__rd0_/openlane/Makefile']
+2022-03-20 08:27:29 - [INFO] - For the full SPDX compliance report check: riscduino-dual_core__rd0_/jobs/mpw_precheck/c67aad4d-f15f-46c1-ad67-e0fe98739155/logs/spdx_compliance_report.log
+2022-03-20 08:27:29 - [INFO] - {{STEP UPDATE}} Executing Check 2 of 13: Makefile
+2022-03-20 08:27:29 - [INFO] - {{MAKEFILE CHECK PASSED}} Makefile valid.
+2022-03-20 08:27:29 - [INFO] - {{STEP UPDATE}} Executing Check 3 of 13: Default
+2022-03-20 08:27:29 - [INFO] - {{README DEFAULT CHECK PASSED}} Project 'README.md' was modified and is not identical to the default 'README.md'
+2022-03-20 08:27:32 - [INFO] - {{CONTENT DEFAULT CHECK PASSED}} Project 'gds' was modified and is not identical to the default 'gds'
+2022-03-20 08:27:32 - [INFO] - {{STEP UPDATE}} Executing Check 4 of 13: Documentation
+2022-03-20 08:27:32 - [INFO] - {{DOCUMENTATION CHECK PASSED}} Project documentation is appropriate.
+2022-03-20 08:27:32 - [INFO] - {{STEP UPDATE}} Executing Check 5 of 13: Consistency
+2022-03-20 08:27:39 - [INFO] - HIERARCHY CHECK PASSED: Module user_project_wrapper is instantiated in caravel. 
+2022-03-20 08:27:39 - [INFO] - COMPLEXITY CHECK PASSED: Netlist caravel contains at least 8 instances (90 instances). 
+2022-03-20 08:27:39 - [INFO] - MODELING CHECK PASSED: Netlist caravel is structural.
+2022-03-20 08:27:39 - [INFO] - SUBMODULE HOOKS CHECK PASSED: All module ports for user_project_wrapper are correctly connected in the top level netlist caravel.
+2022-03-20 08:27:39 - [INFO] - POWER CONNECTIONS CHECK PASSED: All instances in caravel are connected to power
+2022-03-20 08:27:39 - [INFO] - {{NETLIST CONSISTENCY CHECK PASSED}} caravel netlist passed all consistency checks.
+2022-03-20 08:27:39 - [INFO] - PORTS CHECK PASSED: Netlist user_project_wrapper ports match the golden wrapper ports
+2022-03-20 08:27:39 - [INFO] - COMPLEXITY CHECK PASSED: Netlist user_project_wrapper contains at least 1 instances (11 instances). 
+2022-03-20 08:27:39 - [INFO] - MODELING CHECK PASSED: Netlist user_project_wrapper is structural.
+2022-03-20 08:27:39 - [INFO] - LAYOUT CHECK PASSED: The GDS layout for user_project_wrapper matches the provided structural netlist.
+2022-03-20 08:27:39 - [INFO] - POWER CONNECTIONS CHECK PASSED: All instances in user_project_wrapper are connected to power
+2022-03-20 08:27:39 - [INFO] - PORT TYPES CHECK PASSED: Netlist user_project_wrapper port types match the golden wrapper port types.
+2022-03-20 08:27:39 - [INFO] - {{NETLIST CONSISTENCY CHECK PASSED}} user_project_wrapper netlist passed all consistency checks.
+2022-03-20 08:27:39 - [INFO] - {{CONSISTENCY CHECK PASSED}} The user netlist and the top netlist are valid.
+2022-03-20 08:27:39 - [INFO] - {{STEP UPDATE}} Executing Check 6 of 13: XOR
+2022-03-20 08:30:14 - [INFO] - {{XOR CHECK UPDATE}} Total XOR differences: 0, for more details view riscduino-dual_core__rd0_/jobs/mpw_precheck/c67aad4d-f15f-46c1-ad67-e0fe98739155/outputs/user_project_wrapper.xor.gds
+2022-03-20 08:30:14 - [INFO] - {{XOR CHECK PASSED}} The GDS file has no XOR violations.
+2022-03-20 08:30:14 - [INFO] - {{STEP UPDATE}} Executing Check 7 of 13: Magic DRC
+2022-03-20 08:55:13 - [INFO] - 0 DRC violations
+2022-03-20 08:55:13 - [INFO] - {{MAGIC DRC CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
+2022-03-20 08:55:13 - [INFO] - {{STEP UPDATE}} Executing Check 8 of 13: Klayout FEOL
+2022-03-20 08:57:33 - [INFO] - No DRC Violations found
+2022-03-20 08:57:33 - [INFO] - {{Klayout FEOL CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
+2022-03-20 08:57:33 - [INFO] - {{STEP UPDATE}} Executing Check 9 of 13: Klayout BEOL
+2022-03-20 09:14:28 - [INFO] - No DRC Violations found
+2022-03-20 09:14:28 - [INFO] - {{Klayout BEOL CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
+2022-03-20 09:14:28 - [INFO] - {{STEP UPDATE}} Executing Check 10 of 13: Klayout Offgrid
+2022-03-20 09:17:50 - [INFO] - No DRC Violations found
+2022-03-20 09:17:50 - [INFO] - {{Klayout Offgrid CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
+2022-03-20 09:17:50 - [INFO] - {{STEP UPDATE}} Executing Check 11 of 13: Klayout Metal Minimum Clear Area Density
+2022-03-20 09:19:17 - [INFO] - No DRC Violations found
+2022-03-20 09:19:17 - [INFO] - {{Klayout Metal Minimum Clear Area Density CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
+2022-03-20 09:19:17 - [INFO] - {{STEP UPDATE}} Executing Check 12 of 13: Klayout Pin Label Purposes Overlapping Drawing
+2022-03-20 09:19:51 - [INFO] - No DRC Violations found
+2022-03-20 09:19:51 - [INFO] - {{Klayout Pin Label Purposes Overlapping Drawing CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
+2022-03-20 09:19:51 - [INFO] - {{STEP UPDATE}} Executing Check 13 of 13: Klayout ZeroArea
+2022-03-20 09:20:05 - [INFO] - No DRC Violations found
+2022-03-20 09:20:05 - [INFO] - {{Klayout ZeroArea CHECK PASSED}} The GDS file, user_project_wrapper.gds, has no DRC violations.
+2022-03-20 09:20:05 - [INFO] - {{FINISH}} Executing Finished, the full log 'precheck.log' can be found in 'riscduino-dual_core__rd0_/jobs/mpw_precheck/c67aad4d-f15f-46c1-ad67-e0fe98739155/logs'
+2022-03-20 09:20:05 - [INFO] - {{SUCCESS}} All Checks Passed !!!

diff --git a/mpw_precheck/logs/spdx_compliance_report.log b/mpw_precheck/logs/spdx_compliance_report.log
new file mode 100644
index 0000000..0d2de6b
--- /dev/null
+++ b/mpw_precheck/logs/spdx_compliance_report.log

@@ -0,0 +1,447 @@
+/root/riscduino-dual_core__rd0_/Makefile
+/root/riscduino-dual_core__rd0_/run_regress
+/root/riscduino-dual_core__rd0_/gds/.magicrc
+/root/riscduino-dual_core__rd0_/hacks/patch/pdngen.patch
+/root/riscduino-dual_core__rd0_/hacks/patch/resizer.patch
+/root/riscduino-dual_core__rd0_/hacks/src/OpenROAD/PdnGen.tcl
+/root/riscduino-dual_core__rd0_/hacks/src/OpenROAD/Resizer.cc
+/root/riscduino-dual_core__rd0_/hacks/src/OpenSTA/network/ConcreteNetwork.cc
+/root/riscduino-dual_core__rd0_/hacks/src/OpenSTA/tcl/NetworkEdit.tcl
+/root/riscduino-dual_core__rd0_/hacks/src/OpenSTA/tcl/Sta.tcl
+/root/riscduino-dual_core__rd0_/hacks/src/openlane/io_place.py
+/root/riscduino-dual_core__rd0_/hacks/src/openlane/synth.tcl
+/root/riscduino-dual_core__rd0_/hacks/src/openlane/synth_top.tcl
+/root/riscduino-dual_core__rd0_/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib
+/root/riscduino-dual_core__rd0_/openlane/Makefile
+/root/riscduino-dual_core__rd0_/openlane/Read.me
+/root/riscduino-dual_core__rd0_/openlane/clk_skew_adjust/config.tcl
+/root/riscduino-dual_core__rd0_/openlane/pinmux/base.sdc
+/root/riscduino-dual_core__rd0_/openlane/pinmux/config.tcl
+/root/riscduino-dual_core__rd0_/openlane/qspim_top/base.sdc
+/root/riscduino-dual_core__rd0_/openlane/qspim_top/config.tcl
+/root/riscduino-dual_core__rd0_/openlane/qspim_top/pdn.tcl
+/root/riscduino-dual_core__rd0_/openlane/qspim_top/sta.tcl
+/root/riscduino-dual_core__rd0_/openlane/sar_adc/config.tcl
+/root/riscduino-dual_core__rd0_/openlane/sar_adc/interactive.tcl
+/root/riscduino-dual_core__rd0_/openlane/sar_adc/pdn.tcl
+/root/riscduino-dual_core__rd0_/openlane/uart_i2cm_usb_spi_top/base.sdc
+/root/riscduino-dual_core__rd0_/openlane/uart_i2cm_usb_spi_top/config.tcl
+/root/riscduino-dual_core__rd0_/openlane/uart_i2cm_usb_spi_top/pdn.tcl
+/root/riscduino-dual_core__rd0_/openlane/uart_i2cm_usb_spi_top/sta.tcl
+/root/riscduino-dual_core__rd0_/openlane/user_project_wrapper/base.sdc
+/root/riscduino-dual_core__rd0_/openlane/user_project_wrapper/config.tcl
+/root/riscduino-dual_core__rd0_/openlane/user_project_wrapper/gen_pdn.tcl
+/root/riscduino-dual_core__rd0_/openlane/user_project_wrapper/interactive.mpw4.tcl
+/root/riscduino-dual_core__rd0_/openlane/user_project_wrapper/interactive.tcl
+/root/riscduino-dual_core__rd0_/openlane/user_project_wrapper/mod.tcl
+/root/riscduino-dual_core__rd0_/openlane/user_project_wrapper/pdn_cfg.tcl
+/root/riscduino-dual_core__rd0_/openlane/user_project_wrapper/sta.tcl
+/root/riscduino-dual_core__rd0_/openlane/wb_host/base.sdc
+/root/riscduino-dual_core__rd0_/openlane/wb_host/config.tcl
+/root/riscduino-dual_core__rd0_/openlane/wb_interconnect/base.sdc
+/root/riscduino-dual_core__rd0_/openlane/wb_interconnect/config.tcl
+/root/riscduino-dual_core__rd0_/openlane/wb_interconnect/pdn.tcl
+/root/riscduino-dual_core__rd0_/openlane/wb_interconnect/sta.tcl
+/root/riscduino-dual_core__rd0_/openlane/ycr2_mintf/base.sdc
+/root/riscduino-dual_core__rd0_/openlane/ycr2_mintf/config.tcl
+/root/riscduino-dual_core__rd0_/openlane/ycr_core/base.sdc
+/root/riscduino-dual_core__rd0_/openlane/ycr_core/config.tcl
+/root/riscduino-dual_core__rd0_/spef/pinmux.spef
+/root/riscduino-dual_core__rd0_/spef/qspim_top.spef
+/root/riscduino-dual_core__rd0_/spef/uart_i2c_usb_spi_top.spef
+/root/riscduino-dual_core__rd0_/spef/user_project_wrapper.spef
+/root/riscduino-dual_core__rd0_/spef/wb_host.spef
+/root/riscduino-dual_core__rd0_/spef/wb_interconnect.spef
+/root/riscduino-dual_core__rd0_/spef/ycr2_mintf.spef
+/root/riscduino-dual_core__rd0_/spef/ycr_core_top.spef
+/root/riscduino-dual_core__rd0_/sta/Makefile
+/root/riscduino-dual_core__rd0_/sta/base.sdc
+/root/riscduino-dual_core__rd0_/sta/run_sta
+/root/riscduino-dual_core__rd0_/sta/scripts/caravel_timing.tcl
+/root/riscduino-dual_core__rd0_/sta/scripts/or_write_verilog.tcl
+/root/riscduino-dual_core__rd0_/sta/scripts/sta.tcl
+/root/riscduino-dual_core__rd0_/sta/sdc/caravel.sdc
+/root/riscduino-dual_core__rd0_/verilog/dv/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/agents/test_control.v
+/root/riscduino-dual_core__rd0_/verilog/dv/agents/uart_agent.v
+/root/riscduino-dual_core__rd0_/verilog/dv/agents/uart_master_tasks.sv
+/root/riscduino-dual_core__rd0_/verilog/dv/agents/usb_agents.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb1d_defines.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usbd_files.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/core/usb1d_core.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/core/usb1d_crc16.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/core/usb1d_crc5.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/core/usb1d_fifo2.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/core/usb1d_generic_dpram.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/core/usb1d_generic_fifo.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/core/usb1d_idma.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/core/usb1d_pa.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/core/usb1d_pd.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/core/usb1d_pe.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/core/usb1d_pl.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/core/usb1d_rom1.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/core/usb1d_sync_fifo.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/core/usb1d_utmi_if.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/phy/usb1d_phy.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/phy/usb1d_rx_phy.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/phy/usb1d_tx_phy.v
+/root/riscduino-dual_core__rd0_/verilog/dv/bfm/usb_device/top/usb1d_top.v
+/root/riscduino-dual_core__rd0_/verilog/dv/c_func/inc/pwm.h
+/root/riscduino-dual_core__rd0_/verilog/dv/c_func/inc/user_reg_map.h
+/root/riscduino-dual_core__rd0_/verilog/dv/firmware/common.mk
+/root/riscduino-dual_core__rd0_/verilog/dv/firmware/crt.S
+/root/riscduino-dual_core__rd0_/verilog/dv/firmware/crt_tcm.S
+/root/riscduino-dual_core__rd0_/verilog/dv/firmware/csr.h
+/root/riscduino-dual_core__rd0_/verilog/dv/firmware/link.ld
+/root/riscduino-dual_core__rd0_/verilog/dv/firmware/link_tcm.ld
+/root/riscduino-dual_core__rd0_/verilog/dv/firmware/reloc.h
+/root/riscduino-dual_core__rd0_/verilog/dv/firmware/riscv_csr_encoding.h
+/root/riscduino-dual_core__rd0_/verilog/dv/firmware/riscv_macros.h
+/root/riscduino-dual_core__rd0_/verilog/dv/firmware/sc_print.c
+/root/riscduino-dual_core__rd0_/verilog/dv/firmware/sc_print.h
+/root/riscduino-dual_core__rd0_/verilog/dv/firmware/sc_test.h
+/root/riscduino-dual_core__rd0_/verilog/dv/firmware/ycr1_specific.h
+/root/riscduino-dual_core__rd0_/verilog/dv/model/i2c_slave_model.v
+/root/riscduino-dual_core__rd0_/verilog/dv/model/is62wvs1288.v
+/root/riscduino-dual_core__rd0_/verilog/dv/model/s25fl256s.sv
+/root/riscduino-dual_core__rd0_/verilog/dv/model/spiram.v
+/root/riscduino-dual_core__rd0_/verilog/dv/risc_boot/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/risc_boot/risc_boot.c
+/root/riscduino-dual_core__rd0_/verilog/dv/risc_boot/risc_boot_tb.v
+/root/riscduino-dual_core__rd0_/verilog/dv/risc_boot/run_iverilog
+/root/riscduino-dual_core__rd0_/verilog/dv/risc_boot/user_uart.c
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/riscv_runtests.sv
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/run_iverilog
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/user_risc_regress_tb.v
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/benchmarks/coremark/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/benchmarks/coremark/core_portme.c
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/benchmarks/coremark/core_portme.h
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/benchmarks/dhrystone21/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/benchmarks/dhrystone21/dhry.h
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/benchmarks/dhrystone21/dhry_1.c
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/benchmarks/dhrystone21/dhry_2.c
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/hello/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/hello/hello.c
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/isr_sample/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/isr_sample/isr_sample.S
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/isr_sample/timer.h
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/riscv_compliance/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/riscv_compliance/aw_test_macros.h
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/riscv_compliance/compliance_io.h
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/riscv_compliance/compliance_test.h
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/riscv_compliance/riscv_test.h
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/riscv_compliance/riscv_test_macros.h
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/riscv_compliance/test_macros.h
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/riscv_isa/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/riscv_isa/riscv_test.h
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/riscv_isa/rv32_tests.inc
+/root/riscduino-dual_core__rd0_/verilog/dv/riscv_regress/tests/riscv_isa/test_macros.h
+/root/riscduino-dual_core__rd0_/verilog/dv/uart_master/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/uart_master/run_verilog
+/root/riscduino-dual_core__rd0_/verilog/dv/uart_master/uart_master.c
+/root/riscduino-dual_core__rd0_/verilog/dv/uart_master/uart_master_tb.v
+/root/riscduino-dual_core__rd0_/verilog/dv/user_basic/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/user_basic/user_basic_tb.v
+/root/riscduino-dual_core__rd0_/verilog/dv/user_i2cm/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/user_i2cm/run_iverilog
+/root/riscduino-dual_core__rd0_/verilog/dv/user_i2cm/user_i2cm_tb.v
+/root/riscduino-dual_core__rd0_/verilog/dv/user_i2cm/user_uart.c
+/root/riscduino-dual_core__rd0_/verilog/dv/user_pwm/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/user_pwm/user_pwm_tb.v
+/root/riscduino-dual_core__rd0_/verilog/dv/user_qspi/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/user_qspi/run_iverilog
+/root/riscduino-dual_core__rd0_/verilog/dv/user_qspi/user_qspi_tb.v
+/root/riscduino-dual_core__rd0_/verilog/dv/user_qspi/user_risc_boot.c
+/root/riscduino-dual_core__rd0_/verilog/dv/user_risc_boot/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/user_risc_boot/run_iverilog
+/root/riscduino-dual_core__rd0_/verilog/dv/user_risc_boot/user_risc_boot.c
+/root/riscduino-dual_core__rd0_/verilog/dv/user_risc_boot/user_risc_boot_tb.v
+/root/riscduino-dual_core__rd0_/verilog/dv/user_risc_boot/user_uart.c
+/root/riscduino-dual_core__rd0_/verilog/dv/user_sspi/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/user_sspi/sspi_task.v
+/root/riscduino-dual_core__rd0_/verilog/dv/user_sspi/user_sspi_tb.v
+/root/riscduino-dual_core__rd0_/verilog/dv/user_timer/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/user_timer/user_timer_tb.v
+/root/riscduino-dual_core__rd0_/verilog/dv/user_uart/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/user_uart/run_iverilog
+/root/riscduino-dual_core__rd0_/verilog/dv/user_uart/user_uart.c
+/root/riscduino-dual_core__rd0_/verilog/dv/user_uart/user_uart_tb.v
+/root/riscduino-dual_core__rd0_/verilog/dv/user_uart_master/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/user_uart_master/run_iverilog
+/root/riscduino-dual_core__rd0_/verilog/dv/user_uart_master/user_uart.c
+/root/riscduino-dual_core__rd0_/verilog/dv/user_uart_master/user_uart_master_tb.v
+/root/riscduino-dual_core__rd0_/verilog/dv/user_usb/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/user_usb/user_usb_tb.v
+/root/riscduino-dual_core__rd0_/verilog/dv/user_usb/tests/usb_test1.v
+/root/riscduino-dual_core__rd0_/verilog/dv/user_usb/tests/usb_test2.v
+/root/riscduino-dual_core__rd0_/verilog/dv/user_usb/tests/usb_test3.v
+/root/riscduino-dual_core__rd0_/verilog/dv/vpi/system/system.c
+/root/riscduino-dual_core__rd0_/verilog/dv/wb_port/Makefile
+/root/riscduino-dual_core__rd0_/verilog/dv/wb_port/run_verilog
+/root/riscduino-dual_core__rd0_/verilog/dv/wb_port/wb_port.c
+/root/riscduino-dual_core__rd0_/verilog/dv/wb_port/wb_port_tb.v
+/root/riscduino-dual_core__rd0_/verilog/includes/includes.rtl.caravel_user_project
+/root/riscduino-dual_core__rd0_/verilog/rtl/uprj_netlists.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/user_project_wrapper.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/user_reg_map.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/clk_skew_adjust/src/clk_skew_adjust.gv
+/root/riscduino-dual_core__rd0_/verilog/rtl/clk_skew_adjust/src/clk_skew_adjust.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/clk_skew_adjust/synth/Makefile
+/root/riscduino-dual_core__rd0_/verilog/rtl/clk_skew_adjust/synth/synth.tcl
+/root/riscduino-dual_core__rd0_/verilog/rtl/digital_core/filelist_rtl.f
+/root/riscduino-dual_core__rd0_/verilog/rtl/digital_core/run_modelsim
+/root/riscduino-dual_core__rd0_/verilog/rtl/digital_core/src/digital_core.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/digital_core/src/glbl_cfg.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/i2cm/src/core/i2cm_bit_ctrl.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/i2cm/src/core/i2cm_byte_ctrl.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/i2cm/src/core/i2cm_top.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/i2cm/src/includes/i2cm_defines.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/async_fifo.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/async_fifo_th.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/async_reg_bus.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/async_wb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/clk_buf.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/clk_ctl.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/clk_skew_adjust.gv
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/ctech_cells.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/double_sync_high.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/double_sync_low.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/pulse_gen_type1.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/pulse_gen_type2.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/registers.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/reset_sync.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/ser_inf_32b.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/ser_shift.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/sync_fifo.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/sync_fifo2.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/sync_wbb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/wb_interface.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/lib/wb_stagging.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist/run_iverilog
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist/run_verilator
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist/include/mbist_def.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist/src/core/mbist_addr_gen.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist/src/core/mbist_data_cmp.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist/src/core/mbist_fsm.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist/src/core/mbist_mem_wrapper.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist/src/core/mbist_mux.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist/src/core/mbist_op_sel.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist/src/core/mbist_pat_sel.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist/src/core/mbist_repair_addr.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist/src/core/mbist_sti_sel.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist/src/top/mbist_top.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist/src/top/mbist_top1.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist/src/top/mbist_top2.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist_wrapper/src/mbist_wb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/mbist_wrapper/src/mbist_wrapper.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/pinmux/src/gpio_control.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/pinmux/src/gpio_intr.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/pinmux/src/pinmux.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/pinmux/src/pinmux_reg.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/pinmux/src/pwm.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/pinmux/src/timer.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/Makefile
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/lib/clk_skew_adjust.gv
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/lib/ctech_cells.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/lib/reset_sync.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/model/cy15b104qs.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/model/s25fl256s.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/model/spiram.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/src/filelist.f
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/src/qspim_clkgen.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/src/qspim_ctrl.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/src/qspim_fifo.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/src/qspim_if.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/src/qspim_regs.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/src/qspim_rx.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/src/qspim_top.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/src/qspim_tx.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/synth/Makefile
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/synth/synth.tcl
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/tb/Makefile
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/tb/run_iverilog
+/root/riscduino-dual_core__rd0_/verilog/rtl/qspim/tb/tb_top.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/sar_adc/ACMP.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/sar_adc/ACMP_HVL.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/sar_adc/DAC_8BIT.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/sar_adc/SAR.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/sar_adc/adc_reg.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/sar_adc/sar_adc.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/sram_macros/sky130_sram_2kbyte_1rw1r_32x512_8.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/sspim/src/filelist_spi.f
+/root/riscduino-dual_core__rd0_/verilog/rtl/sspim/src/sspim_cfg.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/sspim/src/sspim_ctl.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/sspim/src/sspim_if.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/sspim/src/sspim_top.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/uart/src/uart_cfg.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/uart/src/uart_core.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/uart/src/uart_rxfsm.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/uart/src/uart_txfsm.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/uart2wb/src/run_verilog
+/root/riscduino-dual_core__rd0_/verilog/rtl/uart2wb/src/uart2_core.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/uart2wb/src/uart2wb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/uart2wb/src/uart_msg_handler.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/uart_i2c/src/uart_i2c_top.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/uart_i2c_usb/src/uart_i2c_usb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/uart_i2c_usb_spi/src/uart_i2c_usb_spi.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/usb1_host/src/filelist.f
+/root/riscduino-dual_core__rd0_/verilog/rtl/usb1_host/src/core/usbh_core.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/usb1_host/src/core/usbh_crc16.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/usb1_host/src/core/usbh_crc5.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/usb1_host/src/core/usbh_fifo.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/usb1_host/src/core/usbh_sie.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/usb1_host/src/includes/usbh_host_defs.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/usb1_host/src/phy/usb_fs_phy.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/usb1_host/src/phy/usb_transceiver.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/usb1_host/src/top/usb1_host.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/wb_host/src/wb_host.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/wb_interconnect/src/wb_arb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/wb_interconnect/src/wb_interconnect.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/wb_interconnect/src/wb_slave_port.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/Makefile
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/run_iverilog
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/openlane/Makefile
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/openlane/ycr2_core/base.sdc
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/openlane/ycr2_core/config.tcl
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/openlane/ycr2_intf/base.sdc
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/openlane/ycr2_intf/config.tcl
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/openlane/ycr2c/base.sdc
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/openlane/ycr2c/config.tcl
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/openlane/ycr2c/interactive.tcl
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/openlane/ycr2c/pdn.tcl
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/openlane/ycr2c/sta.tcl
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/Makefile
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/iverilog_vpi/system.c
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/benchmarks/coremark/Makefile
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/benchmarks/coremark/core_portme.c
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/benchmarks/coremark/core_portme.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/benchmarks/dhrystone21/Makefile
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/benchmarks/dhrystone21/dhry.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/benchmarks/dhrystone21/dhry_1.c
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/benchmarks/dhrystone21/dhry_2.c
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/common/common.mk
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/common/crt.S
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/common/crt_tcm.S
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/common/csr.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/common/link.ld
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/common/link_tcm.ld
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/common/reloc.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/common/riscv_csr_encoding.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/common/riscv_macros.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/common/sc_print.c
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/common/sc_print.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/common/sc_test.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/common/ycr1_specific.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/hello/Makefile
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/hello/hello.c
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/isr_sample/Makefile
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/isr_sample/isr_sample.S
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/isr_sample/timer.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/riscv_compliance/Makefile
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/riscv_compliance/aw_test_macros.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/riscv_compliance/compliance_io.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/riscv_compliance/compliance_test.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/riscv_compliance/riscv_test.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/riscv_compliance/riscv_test_macros.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/riscv_compliance/test_macros.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/riscv_isa/Makefile
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/riscv_isa/riscv_test.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/riscv_isa/rv32_tests.inc
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/tests/riscv_isa/test_macros.h
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/verilator_wrap/ycr1_ahb_wrapper.c
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/verilator_wrap/ycr1_axi_wrapper.c
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/sim/verilator_wrap/ycr1_wb_wrapper.c
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core.files
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/run_modemsim
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/wb_top.files
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/cache/Makefile
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/cache/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/cache/src/core/dcache_tag_fifo.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/cache/src/core/dcache_top.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/cache/src/core/icache_app_fsm.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/cache/src/core/icache_tag_fifo.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/cache/src/core/icache_top.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/cache/src/core/ycr_cache_defs.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/cache/src/model/sky130_sram_2kbyte_1rw1r_32x512_8.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/ycr_clk_ctrl.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/ycr_core_top.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/ycr_dm.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/ycr_dmi.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/ycr_scu.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/ycr_tapc.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/ycr_tapc_shift_reg.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/ycr_tapc_synchronizer.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/pipeline/ycr_ipic.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/pipeline/ycr_pipe_csr.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/pipeline/ycr_pipe_div.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/pipeline/ycr_pipe_exu.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/pipeline/ycr_pipe_hdu.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/pipeline/ycr_pipe_ialu.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/pipeline/ycr_pipe_idu.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/pipeline/ycr_pipe_ifu.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/pipeline/ycr_pipe_lsu.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/pipeline/ycr_pipe_mprf.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/pipeline/ycr_pipe_mul.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/pipeline/ycr_pipe_tdu.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/pipeline/ycr_pipe_top.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/pipeline/ycr_tracelog.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/primitives/ycr_cg.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/core/primitives/ycr_reset_cells.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/includes/ycr_ahb.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/includes/ycr_arch_description.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/includes/ycr_arch_types.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/includes/ycr_cache_defs.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/includes/ycr_csr.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/includes/ycr_dm.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/includes/ycr_hdu.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/includes/ycr_ipic.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/includes/ycr_memif.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/includes/ycr_riscv_isa_decoding.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/includes/ycr_scu.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/includes/ycr_search_ms1.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/includes/ycr_tapc.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/includes/ycr_tdu.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/includes/ycr_wb.svh
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/lib/async_fifo.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/lib/clk_skew_adjust.gv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/lib/ctech_cells.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/lib/sync_fifo.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/lib/ycr_arb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/lib/ycr_async_wbb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr2_intf.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr2_mcore_router.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr2_mintf.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr2_top_ahb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr2_top_axi.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr2_top_wb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr_dcache_router.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr_dmem_ahb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr_dmem_router.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr_dmem_wb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr_dp_memory.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr_icache_router.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr_imem_ahb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr_imem_router.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr_imem_wb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr_mem_axi.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr_tcm.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/src/top/ycr_timer.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/synth/Makefile
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/synth/base.sdc
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/synth/run_synth
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/synth/sta.tcl
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/synth/synth.tcl
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/tb/ahb_tb.files
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/tb/axi_tb.files
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/tb/sky130_sram_2kbyte_1rw1r_32x512_8.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/tb/uprj_netlists.v
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/tb/wb_tb.files
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/tb/ycr2_top_tb_ahb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/tb/ycr2_top_tb_axi.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/tb/ycr2_top_tb_wb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/tb/ycr_dmem_tb_wb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/tb/ycr_memory_tb_ahb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/tb/ycr_memory_tb_axi.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/tb/ycr_memory_tb_wb.sv
+/root/riscduino-dual_core__rd0_/verilog/rtl/yifive/ycr2c/tb/ycr_top_tb_runtests.sv

diff --git a/mpw_precheck/logs/tools.info b/mpw_precheck/logs/tools.info
new file mode 100644
index 0000000..9b2230a
--- /dev/null
+++ b/mpw_precheck/logs/tools.info

@@ -0,0 +1,2 @@
+KLayout: 0.27.8
+Magic: 8.3.274
\ No newline at end of file

diff --git a/mpw_precheck/logs/xor_check.log b/mpw_precheck/logs/xor_check.log
new file mode 100644
index 0000000..c19695a
--- /dev/null
+++ b/mpw_precheck/logs/xor_check.log

@@ -0,0 +1,699 @@
+Reading file /root/riscduino-dual_core__rd0_/gds/user_project_wrapper.gds for cell user_project_wrapper
+dbu=0.001
+cell user_project_wrapper dbu-bbox(ll;ur)=(-43630,-38270;2963250,3557950)
+cell user_project_wrapper dbu-bbox(left,bottom,right,top)=(-43630,-38270,2963250,3557950)
+cell user_project_wrapper dbu-size(width,height)=(3006880,3596220)
+cell user_project_wrapper micron-bbox(left,bottom,right,top)=(-43.63,-38.27,2963.25,3557.9500000000003)
+cell user_project_wrapper micron-size(width,height)=(3006.88,3596.2200000000003)
+Done.
+
+Magic 8.3 revision 274 - Compiled on Fri Mar  4 22:53:06 UTC 2022.
+Starting magic under Tcl interpreter
+Using the terminal as the console.
+Using NULL graphics device.
+Processing system .magicrc file
+Sourcing design .magicrc for technology sky130A ...
+2 Magic internal units = 1 Lambda
+Input style sky130(vendor): scaleFactor=2, multiplier=2
+The following types are not handled by extraction and will be treated as non-electrical types:
+    mvobsactive ubm 
+Scaled tech values by 2 / 1 to match internal grid scaling
+Loading sky130A Device Generator Menu ...
+Loading "/opt/checks/xor_check/erase_box.tcl" from command line.
+CIF input style is now "sky130(vendor)"
+Warning: Calma reading is not undoable!  I hope that's OK.
+Library written using GDS-II Release 3.0
+Library name: user_project_wrapper
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_39".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_19".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_14".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_13".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_7".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_38".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_33".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_32".
+Reading "sky130_fd_bd_sram__openram_dff".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_row_addr_dff".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_wmask_dff".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_cr_3".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_col_addr_dff".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_data_dff".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_16".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_29".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_28".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_11".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m1_w0_360_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_12".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m1_w1_120_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_1".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m1_w0_740_sactive_dli".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m1_w0_740_sli_dactive".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m1_w1_120_sli_dli".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pnand2_1".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m3_w1_680_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m3_w1_680_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_3".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m2_w0_740_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m2_w1_260_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_2".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_dff_buf_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_dff_buf_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m7_w1_680_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m7_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_4".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver_1".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pnand2_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pand2_1".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m24_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m24_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_14".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m8_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m8_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_13".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m3_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m3_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_12".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_11".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver_3".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_17".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_delay_chain".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m18_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m18_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_16".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver_5".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m1_w0_740_sactive_dactive".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pnand3".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pand3_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m22_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m22_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_15".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver_4".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pand3".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m42_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m42_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_10".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m15_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m15_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_9".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m5_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m5_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_8".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m2_w1_260_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m2_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_7".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver_2".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_control_logic_rw".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_cr_5".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_dff_buf_array_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m41_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m41_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_20".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m14_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m14_w2_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_19".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m5_w1_680_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_18".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver_6".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_control_logic_r".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_cr_4".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_20".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_17".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pand2_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_hierarchical_predecode2x4_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_15".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m1_w7_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m1_w7_000_sli_dli_da_p".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_dec_0".
+CIF file read warning: CIF style sky130(vendor): units rescaled by factor of 5 / 1
+Reading "sky130_fd_bd_sram__openram_dp_nand2_dec".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_and2_dec_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_wordline_driver".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_wordline_driver_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv_dec".
+Reading "sky130_fd_bd_sram__openram_dp_nand3_dec".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_and3_dec".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_hierarchical_predecode3x8".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_and2_dec".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_hierarchical_predecode2x4".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_hierarchical_decoder".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_port_address_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_port_address".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_27".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_26".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_25".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_24".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_nmos_m1_w2_880_sli_dli".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_column_mux_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_column_mux_array_0".
+Reading "sky130_fd_bd_sram__openram_sense_amp".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_sense_amp_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_23".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_21".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_22".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pmos_m1_w0_550_sli_dli".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_precharge_1".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_precharge_array_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_port_data_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_column_mux".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_column_mux_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pinv".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pdriver".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pnand2".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_pand2".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_write_mask_and_array".
+Reading "sky130_fd_bd_sram__openram_write_driver".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_write_driver_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_precharge_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_precharge_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_port_data".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_9".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_contact_8".
+Reading "sky130_fd_bd_sram__openram_dp_cell_cap_row".
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_cap_row" (byte position 2620068): Unknown layer/datatype in boundary, layer=33 type=42
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_cap_row" (byte position 2620772): Unknown layer/datatype in boundary, layer=33 type=43
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_cap_row" (byte position 2621732): Unknown layer/datatype in boundary, layer=22 type=21
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_row_cap_array_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_row_cap_array".
+Reading "sky130_fd_bd_sram__openram_dp_cell_cap_col".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_col_cap_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_col_cap_array_0".
+Reading "sky130_fd_bd_sram__openram_dp_cell_dummy".
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_dummy" (byte position 3113978): Unknown layer/datatype in boundary, layer=33 type=42
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_dummy" (byte position 3117754): Unknown layer/datatype in boundary, layer=33 type=43
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_dummy" (byte position 3121946): Unknown layer/datatype in boundary, layer=22 type=21
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_dummy" (byte position 3126746): Unknown layer/datatype in boundary, layer=22 type=22
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_dummy" (byte position 3128794): Unknown layer/datatype in boundary, layer=235 type=0
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_dummy_array".
+Reading "sky130_fd_bd_sram__openram_dp_cell_replica".
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_replica" (byte position 3308236): Unknown layer/datatype in boundary, layer=33 type=42
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_replica" (byte position 3312012): Unknown layer/datatype in boundary, layer=33 type=43
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_replica" (byte position 3316204): Unknown layer/datatype in boundary, layer=22 type=21
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_replica" (byte position 3322668): Unknown layer/datatype in boundary, layer=22 type=22
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell_replica" (byte position 3324844): Unknown layer/datatype in boundary, layer=235 type=0
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_replica_column_0".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_replica_column".
+Reading "sky130_fd_bd_sram__openram_dp_cell".
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell" (byte position 3565294): Unknown layer/datatype in boundary, layer=33 type=42
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell" (byte position 3569070): Unknown layer/datatype in boundary, layer=33 type=43
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell" (byte position 3573262): Unknown layer/datatype in boundary, layer=22 type=21
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell" (byte position 3579726): Unknown layer/datatype in boundary, layer=22 type=22
+Error while reading cell "sky130_fd_bd_sram__openram_dp_cell" (byte position 3581902): Unknown layer/datatype in boundary, layer=235 type=0
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_bitcell_array".
+    5000 uses
+    10000 uses
+    15000 uses
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_replica_bitcell_array".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8_bank".
+Reading "sky130_sram_2kbyte_1rw1r_32x512_8".
+    5000 uses
+Reading "sky130_fd_sc_hd__decap_3".
+Reading "sky130_fd_sc_hd__fill_1".
+Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
+Reading "sky130_fd_sc_hd__decap_8".
+Reading "sky130_fd_sc_hd__decap_12".
+Reading "sky130_fd_sc_hd__clkbuf_1".
+Reading "sky130_fd_sc_hd__decap_6".
+Reading "sky130_fd_sc_hd__fill_2".
+Reading "sky130_fd_sc_hd__decap_4".
+Reading "sky130_fd_sc_hd__diode_2".
+Reading "sky130_fd_sc_hd__dfxtp_1".
+Reading "sky130_fd_sc_hd__dfxtp_2".
+Reading "sky130_fd_sc_hd__mux2_1".
+Reading "sky130_fd_sc_hd__clkbuf_16".
+Reading "sky130_fd_sc_hd__clkbuf_2".
+Reading "sky130_fd_sc_hd__dlymetal6s2s_1".
+Reading "sky130_fd_sc_hd__buf_2".
+Reading "sky130_fd_sc_hd__o211a_1".
+Reading "sky130_fd_sc_hd__a221o_1".
+Reading "sky130_fd_sc_hd__clkbuf_4".
+Reading "sky130_fd_sc_hd__o32a_1".
+Reading "sky130_fd_sc_hd__or2_1".
+Reading "sky130_fd_sc_hd__and2b_1".
+Reading "sky130_fd_sc_hd__a21o_1".
+Reading "sky130_fd_sc_hd__xnor2_1".
+Reading "sky130_fd_sc_hd__a31o_1".
+Reading "sky130_fd_sc_hd__and2_1".
+Reading "sky130_fd_sc_hd__a311o_1".
+Reading "sky130_fd_sc_hd__nand2_1".
+Reading "sky130_fd_sc_hd__a211oi_2".
+Reading "sky130_fd_sc_hd__xor2_1".
+Reading "sky130_fd_sc_hd__o21a_1".
+Reading "sky130_fd_sc_hd__and3_1".
+Reading "sky130_fd_sc_hd__or2b_1".
+Reading "sky130_fd_sc_hd__o21ai_1".
+Reading "sky130_fd_sc_hd__o211ai_2".
+Reading "sky130_fd_sc_hd__nor2_1".
+Reading "sky130_fd_sc_hd__a21oi_1".
+Reading "sky130_fd_sc_hd__o31a_1".
+Reading "sky130_fd_sc_hd__inv_2".
+Reading "sky130_fd_sc_hd__mux2_2".
+Reading "sky130_fd_sc_hd__a22o_1".
+Reading "sky130_fd_sc_hd__buf_4".
+Reading "sky130_fd_sc_hd__o21ai_2".
+Reading "sky130_fd_sc_hd__or4_1".
+Reading "sky130_fd_sc_hd__and3b_1".
+Reading "sky130_fd_sc_hd__o311a_1".
+Reading "sky130_fd_sc_hd__or3_1".
+Reading "sky130_fd_sc_hd__nor3_1".
+Reading "sky130_fd_sc_hd__mux2_4".
+Reading "sky130_fd_sc_hd__o21ba_1".
+Reading "sky130_fd_sc_hd__clkinv_2".
+Reading "sky130_fd_sc_hd__a21o_2".
+Reading "sky130_fd_sc_hd__o31ai_4".
+Reading "sky130_fd_sc_hd__nand2_2".
+Reading "sky130_fd_sc_hd__o31a_2".
+Reading "sky130_fd_sc_hd__nor3b_1".
+Reading "sky130_fd_sc_hd__a21oi_4".
+Reading "sky130_fd_sc_hd__a31o_2".
+Reading "sky130_fd_sc_hd__clkbuf_8".
+Reading "sky130_fd_sc_hd__o21bai_1".
+Reading "sky130_fd_sc_hd__o311a_2".
+Reading "sky130_fd_sc_hd__or2_2".
+Reading "sky130_fd_sc_hd__o41a_1".
+Reading "sky130_fd_sc_hd__buf_6".
+Reading "sky130_fd_sc_hd__a21oi_2".
+Reading "sky130_fd_sc_hd__nand3_1".
+Reading "sky130_fd_sc_hd__and3_2".
+Reading "sky130_fd_sc_hd__and4_1".
+Reading "sky130_fd_sc_hd__a22oi_1".
+Reading "sky130_fd_sc_hd__nand2b_1".
+Reading "sky130_fd_sc_hd__and2_2".
+Reading "sky130_fd_sc_hd__a211oi_1".
+Reading "sky130_fd_sc_hd__xor2_2".
+Reading "sky130_fd_sc_hd__nor2b_1".
+Reading "sky130_fd_sc_hd__a211o_1".
+Reading "sky130_fd_sc_hd__o31ai_2".
+Reading "sky130_fd_sc_hd__nor2_2".
+Reading "sky130_fd_sc_hd__and4b_1".
+Reading "sky130_fd_sc_hd__or3b_1".
+Reading "sky130_fd_sc_hd__o41ai_2".
+Reading "sky130_fd_sc_hd__o21bai_2".
+Reading "sky130_fd_sc_hd__and4_2".
+Reading "sky130_fd_sc_hd__dfrtp_1".
+Reading "sky130_fd_sc_hd__a2bb2o_1".
+Reading "sky130_fd_sc_hd__nor3_4".
+Reading "sky130_fd_sc_hd__a21boi_1".
+Reading "sky130_fd_sc_hd__a32o_1".
+Reading "sky130_fd_sc_hd__a311o_2".
+Reading "sky130_fd_sc_hd__o41a_4".
+Reading "sky130_fd_sc_hd__o22ai_2".
+Reading "sky130_fd_sc_hd__or4_4".
+Reading "sky130_fd_sc_hd__o22a_1".
+Reading "sky130_fd_sc_hd__a22o_4".
+Reading "sky130_fd_sc_hd__dfrtp_4".
+Reading "sky130_fd_sc_hd__o21ai_4".
+Reading "sky130_fd_sc_hd__a22oi_2".
+Reading "sky130_fd_sc_hd__o2bb2a_1".
+Reading "sky130_fd_sc_hd__dfrtp_2".
+Reading "sky130_fd_sc_hd__buf_8".
+Reading "sky130_fd_sc_hd__buf_12".
+Reading "sky130_fd_sc_hd__xnor2_2".
+Reading "sky130_fd_sc_hd__a31oi_4".
+Reading "sky130_fd_sc_hd__or3_2".
+Reading "sky130_fd_sc_hd__xnor2_4".
+Reading "sky130_fd_sc_hd__o221a_1".
+Reading "sky130_fd_sc_hd__clkdlybuf4s50_1".
+Reading "sky130_fd_sc_hd__nor4_2".
+Reading "sky130_fd_sc_hd__or3b_2".
+Reading "sky130_fd_sc_hd__o211a_4".
+Reading "sky130_fd_sc_hd__or2b_2".
+Reading "sky130_fd_sc_hd__nand3b_2".
+Reading "sky130_fd_sc_hd__clkdlybuf4s25_1".
+Reading "sky130_fd_sc_hd__o32a_2".
+Reading "sky130_fd_sc_hd__or3b_4".
+Reading "sky130_fd_sc_hd__a211oi_4".
+Reading "sky130_fd_sc_hd__and2b_2".
+Reading "sky130_fd_sc_hd__a32o_2".
+Reading "sky130_fd_sc_hd__nand3_2".
+Reading "sky130_fd_sc_hd__a22o_2".
+Reading "sky130_fd_sc_hd__a32o_4".
+Reading "sky130_fd_sc_hd__a221oi_2".
+Reading "sky130_fd_sc_hd__nand2_4".
+Reading "sky130_fd_sc_hd__a2bb2o_4".
+Reading "sky130_fd_sc_hd__or4_2".
+Reading "sky130_fd_sc_hd__or2_4".
+Reading "sky130_fd_sc_hd__o31ai_1".
+Reading "sky130_fd_sc_hd__o41a_2".
+Reading "sky130_fd_sc_hd__o22a_2".
+Reading "sky130_fd_sc_hd__a31o_4".
+Reading "sky130_fd_sc_hd__a2bb2o_2".
+Reading "sky130_fd_sc_hd__a21boi_4".
+Reading "sky130_fd_sc_hd__xor2_4".
+Reading "sky130_fd_sc_hd__or3_4".
+Reading "sky130_fd_sc_hd__nor2_4".
+Reading "sky130_fd_sc_hd__o21a_2".
+Reading "sky130_fd_sc_hd__mux4_2".
+Reading "sky130_fd_sc_hd__a221o_2".
+Reading "sky130_fd_sc_hd__a21bo_4".
+Reading "sky130_fd_sc_hd__a21bo_1".
+Reading "sky130_fd_sc_hd__a2111o_4".
+Reading "sky130_fd_sc_hd__o21ba_4".
+Reading "sky130_fd_sc_hd__and4bb_1".
+Reading "sky130_fd_sc_hd__a211o_4".
+Reading "sky130_fd_sc_hd__o211a_2".
+Reading "sky130_fd_sc_hd__mux4_1".
+Reading "sky130_fd_sc_hd__or4b_2".
+Reading "sky130_fd_sc_hd__a22oi_4".
+Reading "sky130_fd_sc_hd__a211o_2".
+Reading "sky130_fd_sc_hd__a2111o_2".
+Reading "sky130_fd_sc_hd__nand4_1".
+Reading "sky130_fd_sc_hd__a21bo_2".
+Reading "sky130_fd_sc_hd__or4b_1".
+Reading "sky130_fd_sc_hd__o2111a_1".
+Reading "sky130_fd_sc_hd__and4b_2".
+Reading "sky130_fd_sc_hd__a41o_1".
+Reading "sky130_fd_sc_hd__a2111oi_4".
+Reading "sky130_fd_sc_hd__o221a_2".
+Reading "sky130_fd_sc_hd__o22ai_4".
+Reading "sky130_fd_sc_hd__o22a_4".
+Reading "sky130_fd_sc_hd__a2111o_1".
+CIF file read warning: Input off lambda grid by 2/5; snapped to grid.
+Reading "sky130_fd_sc_hd__clkinv_4".
+Reading "sky130_fd_sc_hd__nand4_2".
+Reading "sky130_fd_sc_hd__nor4_4".
+Reading "sky130_fd_sc_hd__o211ai_4".
+Reading "sky130_fd_sc_hd__o2bb2ai_2".
+Reading "sky130_fd_sc_hd__nor2_8".
+Reading "sky130_fd_sc_hd__dfxtp_4".
+Reading "sky130_fd_sc_hd__o22ai_1".
+Reading "sky130_fd_sc_hd__o221ai_2".
+Reading "sky130_fd_sc_hd__o221ai_1".
+Reading "sky130_fd_sc_hd__or4bb_2".
+Reading "sky130_fd_sc_hd__mux2_8".
+Reading "sky130_fd_sc_hd__nand4_4".
+Reading "sky130_fd_sc_hd__nand2_8".
+Reading "sky130_fd_sc_hd__or4bb_1".
+Reading "sky130_fd_sc_hd__and3b_2".
+Reading "sky130_fd_sc_hd__or4b_4".
+Reading "sky130_fd_sc_hd__nand3b_1".
+Reading "sky130_fd_sc_hd__or2b_4".
+Reading "sky130_fd_sc_hd__and4b_4".
+Reading "sky130_fd_sc_hd__o2bb2a_2".
+Reading "sky130_fd_sc_hd__or4bb_4".
+Reading "sky130_fd_sc_hd__a221oi_1".
+Reading "sky130_fd_sc_hd__a221o_4".
+Reading "sky130_fd_sc_hd__inv_6".
+Reading "sky130_fd_sc_hd__a32oi_4".
+Reading "sky130_fd_sc_hd__a221oi_4".
+Reading "sky130_fd_sc_hd__dfstp_1".
+Reading "sky130_fd_sc_hd__a2111oi_2".
+Reading "sky130_fd_sc_hd__and2_4".
+Reading "sky130_fd_sc_hd__inv_4".
+Reading "sky130_fd_sc_hd__a31oi_1".
+Reading "sky130_fd_sc_hd__nor3_2".
+Reading "sky130_fd_sc_hd__a21o_4".
+Reading "sky130_fd_sc_hd__nor3b_2".
+Reading "sky130_fd_sc_hd__o21a_4".
+Reading "sky130_fd_sc_hd__a21boi_2".
+Reading "sky130_fd_sc_hd__nor4b_4".
+Reading "sky130_fd_sc_hd__and4bb_2".
+Reading "sky130_fd_sc_hd__and4bb_4".
+Reading "sky130_fd_sc_hd__a311o_4".
+Reading "sky130_fd_sc_hd__a311oi_4".
+Reading "sky130_fd_sc_hd__o2111ai_2".
+Reading "sky130_fd_sc_hd__and4_4".
+Reading "sky130_fd_sc_hd__dfstp_2".
+Reading "sky130_fd_sc_hd__o221a_4".
+Reading "sky130_fd_sc_hd__nor4_1".
+Reading "sky130_fd_sc_hd__o21bai_4".
+Reading "sky130_fd_sc_hd__and3_4".
+Reading "sky130_fd_sc_hd__conb_1".
+Reading "sky130_fd_sc_hd__dfstp_4".
+Reading "ycr_core_top".
+    5000 uses
+    10000 uses
+    15000 uses
+    20000 uses
+    25000 uses
+    30000 uses
+    35000 uses
+    40000 uses
+    45000 uses
+    50000 uses
+    55000 uses
+    60000 uses
+    65000 uses
+    70000 uses
+    75000 uses
+    80000 uses
+    85000 uses
+    90000 uses
+Reading "sky130_fd_sc_hd__inv_8".
+Reading "sky130_fd_sc_hd__clkinv_8".
+Reading "sky130_fd_sc_hd__o2111ai_1".
+Reading "sky130_fd_sc_hd__o211ai_1".
+Reading "sky130_fd_sc_hd__o221ai_4".
+Reading "sky130_fd_sc_hd__a2bb2oi_1".
+Reading "sky130_fd_sc_hd__o21ba_2".
+Reading "sky130_fd_sc_hd__o32a_4".
+Reading "sky130_fd_sc_hd__inv_12".
+Reading "sky130_fd_sc_hd__o2bb2ai_1".
+Reading "sky130_fd_sc_hd__a31oi_2".
+Reading "sky130_fd_sc_hd__a2bb2oi_2".
+Reading "sky130_fd_sc_hd__o2111ai_4".
+Reading "sky130_fd_sc_hd__a41o_2".
+Reading "sky130_fd_sc_hd__clkdlybuf4s15_2".
+Reading "ycr2_mintf".
+    5000 uses
+    10000 uses
+    15000 uses
+    20000 uses
+    25000 uses
+    30000 uses
+    35000 uses
+    40000 uses
+    45000 uses
+    50000 uses
+    55000 uses
+    60000 uses
+    65000 uses
+    70000 uses
+    75000 uses
+    80000 uses
+    85000 uses
+    90000 uses
+Reading "sky130_fd_sc_hd__dlygate4sd3_1".
+Reading "sky130_fd_sc_hd__a311oi_1".
+Reading "sky130_fd_sc_hd__nand3b_4".
+Reading "sky130_fd_sc_hd__nor4b_2".
+Reading "sky130_fd_sc_hd__and2b_4".
+Reading "wb_host".
+    5000 uses
+    10000 uses
+    15000 uses
+    20000 uses
+Reading "sky130_fd_sc_hd__a2111oi_1".
+Reading "sky130_fd_sc_hd__nor4b_1".
+Reading "sky130_fd_sc_hd__a311oi_2".
+Reading "sky130_fd_sc_hd__nor2b_2".
+Reading "uart_i2c_usb_spi_top".
+    5000 uses
+    10000 uses
+    15000 uses
+    20000 uses
+    25000 uses
+    30000 uses
+    35000 uses
+    40000 uses
+    45000 uses
+    50000 uses
+Reading "sky130_fd_sc_hd__a41o_4".
+Reading "sky130_fd_sc_hd__a41oi_4".
+Reading "sky130_fd_sc_hd__o31a_4".
+Reading "sky130_fd_sc_hd__nand3_4".
+Reading "sky130_fd_sc_hd__and3b_4".
+Reading "sky130_fd_sc_hd__o2111a_4".
+Reading "wb_interconnect".
+    5000 uses
+    10000 uses
+    15000 uses
+    20000 uses
+    25000 uses
+    30000 uses
+    35000 uses
+    40000 uses
+    45000 uses
+    50000 uses
+    55000 uses
+    60000 uses
+    65000 uses
+    70000 uses
+    75000 uses
+Reading "pinmux".
+    5000 uses
+    10000 uses
+    15000 uses
+    20000 uses
+    25000 uses
+    30000 uses
+    35000 uses
+Reading "sky130_fd_sc_hd__nor3b_4".
+Reading "sky130_fd_sc_hd__nand2b_2".
+Reading "qspim_top".
+    5000 uses
+    10000 uses
+    15000 uses
+    20000 uses
+    25000 uses
+    30000 uses
+    35000 uses
+Reading "user_project_wrapper".
+Root cell box:
+           width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)
+
+microns:  42.880 x 3520.000  (-42.880,  0.000), ( 0.000,  3520.000)  150937.594
+lambda:   4288.00 x 352000.00  (-4288.00,  0.00 ), (  0.00,  352000.00)  1509376000.00
+internal:   8576 x 704000  ( -8576,  0    ), (     0,  704000)  6037504000
+Root cell box:
+           width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)
+
+microns:  42.500 x 3520.000  ( 2920.000,  0.000), ( 2962.500,  3520.000)  149600.000
+lambda:   4250.00 x 352000.00  ( 292000.00,  0.00 ), ( 296250.00,  352000.00)  1496000000.00
+internal:   8500 x 704000  ( 584000,  0    ), ( 592500,  704000)  5984000000
+Root cell box:
+           width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)
+
+microns:  3005.380 x 37.530  (-42.880, -37.530), ( 2962.500,  0.000)  112791.906
+lambda:   300538.00 x 3753.00  (-4288.00, -3753.00), ( 296250.00,  0.00 )  1127919104.00
+internal: 601076 x 7506    ( -8576, -7506 ), ( 592500,  0    )  4511676456
+Root cell box:
+           width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)
+
+microns:  3005.380 x 37.210  (-42.880,  3520.000), ( 2962.500,  3557.210)  111830.188
+lambda:   300538.00 x 3721.00  (-4288.00,  352000.00), ( 296250.00,  355721.00)  1118301952.00
+internal: 601076 x 7442    ( -8576,  704000), ( 592500,  711442)  4473207592
+   Generating output for cell xor_target
+
+Magic 8.3 revision 274 - Compiled on Fri Mar  4 22:53:06 UTC 2022.
+Starting magic under Tcl interpreter
+Using the terminal as the console.
+Using NULL graphics device.
+Processing system .magicrc file
+Sourcing design .magicrc for technology sky130A ...
+2 Magic internal units = 1 Lambda
+Input style sky130(vendor): scaleFactor=2, multiplier=2
+The following types are not handled by extraction and will be treated as non-electrical types:
+    mvobsactive ubm 
+Scaled tech values by 2 / 1 to match internal grid scaling
+Loading sky130A Device Generator Menu ...
+Loading "/opt/checks/xor_check/erase_box.tcl" from command line.
+CIF input style is now "sky130(vendor)"
+Warning: Calma reading is not undoable!  I hope that's OK.
+Library written using GDS-II Release 3.0
+Library name: user_project_wrapper
+Reading "user_project_wrapper".
+Root cell box:
+           width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)
+
+microns:  42.880 x 3520.000  (-42.880,  0.000), ( 0.000,  3520.000)  150937.594
+lambda:   4288.00 x 352000.00  (-4288.00,  0.00 ), (  0.00,  352000.00)  1509376000.00
+internal:   8576 x 704000  ( -8576,  0    ), (     0,  704000)  6037504000
+Root cell box:
+           width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)
+
+microns:  42.500 x 3520.000  ( 2920.000,  0.000), ( 2962.500,  3520.000)  149600.000
+lambda:   4250.00 x 352000.00  ( 292000.00,  0.00 ), ( 296250.00,  352000.00)  1496000000.00
+internal:   8500 x 704000  ( 584000,  0    ), ( 592500,  704000)  5984000000
+Root cell box:
+           width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)
+
+microns:  3005.380 x 37.530  (-42.880, -37.530), ( 2962.500,  0.000)  112791.906
+lambda:   300538.00 x 3753.00  (-4288.00, -3753.00), ( 296250.00,  0.00 )  1127919104.00
+internal: 601076 x 7506    ( -8576, -7506 ), ( 592500,  0    )  4511676456
+Root cell box:
+           width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)
+
+microns:  3005.380 x 37.210  (-42.880,  3520.000), ( 2962.500,  3557.210)  111830.188
+lambda:   300538.00 x 3721.00  (-4288.00,  352000.00), ( 296250.00,  355721.00)  1118301952.00
+internal: 601076 x 7442    ( -8576,  704000), ( 592500,  711442)  4473207592
+   Generating output for cell xor_target
+Reading /mnt/uffs/user/u5295_dinesha/design/riscduino-dual_core__rd0_/jobs/mpw_precheck/c67aad4d-f15f-46c1-ad67-e0fe98739155/outputs/user_project_wrapper_erased.gds ..
+Reading /mnt/uffs/user/u5295_dinesha/design/riscduino-dual_core__rd0_/jobs/mpw_precheck/c67aad4d-f15f-46c1-ad67-e0fe98739155/outputs/user_project_wrapper_empty_erased.gds ..
+--- Running XOR for 69/20 ---
+"input" in: xor.rb.drc:39
+    Polygons (raw): 530 (flat)  530 (hierarchical)
+    Elapsed: 0.000s  Memory: 523.00M
+"input" in: xor.rb.drc:39
+    Polygons (raw): 530 (flat)  530 (hierarchical)
+    Elapsed: 0.010s  Memory: 523.00M
+"^" in: xor.rb.drc:39
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 523.00M
+XOR differences: 0
+"output" in: xor.rb.drc:43
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 523.00M
+--- Running XOR for 70/20 ---
+"input" in: xor.rb.drc:39
+    Polygons (raw): 107 (flat)  107 (hierarchical)
+    Elapsed: 0.000s  Memory: 523.00M
+"input" in: xor.rb.drc:39
+    Polygons (raw): 107 (flat)  107 (hierarchical)
+    Elapsed: 0.010s  Memory: 523.00M
+"^" in: xor.rb.drc:39
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 523.00M
+XOR differences: 0
+"output" in: xor.rb.drc:43
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 523.00M
+--- Running XOR for 71/20 ---
+"input" in: xor.rb.drc:39
+    Polygons (raw): 16 (flat)  16 (hierarchical)
+    Elapsed: 0.000s  Memory: 523.00M
+"input" in: xor.rb.drc:39
+    Polygons (raw): 16 (flat)  16 (hierarchical)
+    Elapsed: 0.010s  Memory: 523.00M
+"^" in: xor.rb.drc:39
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 523.00M
+XOR differences: 0
+"output" in: xor.rb.drc:43
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 523.00M
+--- Running XOR for 71/44 ---
+"input" in: xor.rb.drc:39
+    Polygons (raw): 116 (flat)  116 (hierarchical)
+    Elapsed: 0.010s  Memory: 523.00M
+"input" in: xor.rb.drc:39
+    Polygons (raw): 116 (flat)  116 (hierarchical)
+    Elapsed: 0.000s  Memory: 523.00M
+"^" in: xor.rb.drc:39
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 523.00M
+XOR differences: 0
+"output" in: xor.rb.drc:43
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 523.00M
+--- Running XOR for 72/20 ---
+"input" in: xor.rb.drc:39
+    Polygons (raw): 16 (flat)  16 (hierarchical)
+    Elapsed: 0.010s  Memory: 523.00M
+"input" in: xor.rb.drc:39
+    Polygons (raw): 16 (flat)  16 (hierarchical)
+    Elapsed: 0.000s  Memory: 523.00M
+"^" in: xor.rb.drc:39
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 523.00M
+XOR differences: 0
+"output" in: xor.rb.drc:43
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 523.00M
+--- Running XOR for 81/14 ---
+"input" in: xor.rb.drc:39
+    Polygons (raw): 1 (flat)  1 (hierarchical)
+    Elapsed: 0.000s  Memory: 523.00M
+"input" in: xor.rb.drc:39
+    Polygons (raw): 1 (flat)  1 (hierarchical)
+    Elapsed: 0.010s  Memory: 523.00M
+"^" in: xor.rb.drc:39
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.000s  Memory: 523.00M
+XOR differences: 0
+"output" in: xor.rb.drc:43
+    Polygons (raw): 0 (flat)  0 (hierarchical)
+    Elapsed: 0.010s  Memory: 523.00M
+Writing layout file: /mnt/uffs/user/u5295_dinesha/design/riscduino-dual_core__rd0_/jobs/mpw_precheck/c67aad4d-f15f-46c1-ad67-e0fe98739155/outputs/user_project_wrapper.xor.gds ..
+Total elapsed: 0.120s  Memory: 523.00M

diff --git a/mpw_precheck/logs/xor_check.total b/mpw_precheck/logs/xor_check.total
new file mode 100644
index 0000000..c227083
--- /dev/null
+++ b/mpw_precheck/logs/xor_check.total

@@ -0,0 +1 @@
+0
\ No newline at end of file

diff --git a/mpw_precheck/outputs/reports/klayout_beol_check.xml b/mpw_precheck/outputs/reports/klayout_beol_check.xml
new file mode 100644
index 0000000..5ffd971
--- /dev/null
+++ b/mpw_precheck/outputs/reports/klayout_beol_check.xml

@@ -0,0 +1,447 @@
+<?xml version="1.0" encoding="utf-8"?>
+<report-database>
+ <description>SKY130 DRC runset</description>
+ <original-file/>
+ <generator>drc: script='/opt/checks/tech-files/sky130A_mr.drc'</generator>
+ <top-cell>user_project_wrapper</top-cell>
+ <tags>
+ </tags>
+ <categories>
+  <category>
+   <name>li.1</name>
+   <description>li.1 : min. li width : 0.17um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>li.3</name>
+   <description>li.3 : min. li spacing : 0.17um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>li.5</name>
+   <description>li.5 : min. li enclosure of licon of 2 adjacent edges : 0.08um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>li.6</name>
+   <description>li.6 : min. li area : 0.0561um²</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>ct.1</name>
+   <description>ct.1: non-ring mcon should be rectangular</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>ct.1_a</name>
+   <description>ct.1_a : minimum width of mcon : 0.17um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>ct.1_b</name>
+   <description>ct.1_b : maximum length of mcon : 0.17um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>ct.2</name>
+   <description>ct.2 : min. mcon spacing : 0.19um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>ct.4</name>
+   <description>ct.4 : mcon should covered by li</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m1.1</name>
+   <description>m1.1 : min. m1 width : 0.14um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m1.2</name>
+   <description>m1.2 : min. m1 spacing : 0.14um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m1.3ab</name>
+   <description>m1.3ab : min. 3um.m1 spacing m1 : 0.28um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>791_m1.4</name>
+   <description>791_m1.4 : min. m1 enclosure of mcon : 0.03um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m1.4</name>
+   <description>m1.4 : mcon periphery must be enclosed by m1</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m1.4a</name>
+   <description>m1.4a : min. m1 enclosure of mcon for specific cells : 0.005um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m1.4a_a</name>
+   <description>m1.4a_a : mcon periph must be enclosed by met1 for specific cells</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m1.6</name>
+   <description>m1.6 : min. m1 area : 0.083um²</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m1.7</name>
+   <description>m1.7 : min. m1 with holes area : 0.14um²</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m1.5</name>
+   <description>m1.5 : min. m1 enclosure of mcon of 2 adjacent edges : 0.06um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via.1a</name>
+   <description>via.1a : via outside of moduleCut should be rectangular</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via.1a_a</name>
+   <description>via.1a_a : min. width of via outside of moduleCut : 0.15um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via.1a_b</name>
+   <description>via.1a_b : maximum length of via : 0.15um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via.2</name>
+   <description>via.2 : min. via spacing : 0.17um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via.4a</name>
+   <description>via.4a : min. m1 enclosure of 0.15um via : 0.055um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via.4a_a</name>
+   <description>via.4a_a : 0.15um via must be enclosed by met1</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via.5a</name>
+   <description>via.5a : min. m1 enclosure of 0.15um via of 2 adjacent edges : 0.085um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m2.1</name>
+   <description>m2.1 : min. m2 width : 0.14um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m2.2</name>
+   <description>m2.2 : min. m2 spacing : 0.14um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m2.3ab</name>
+   <description>m2.3ab : min. 3um.m2 spacing m2 : 0.28um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m2.6</name>
+   <description>m2.6 : min. m2 area : 0.0676um²</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m2.7</name>
+   <description>m2.7 : min. m2 holes area : 0.14um²</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m2.4</name>
+   <description>m2.4 : min. m2 enclosure of via : 0.055um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m2.4_a</name>
+   <description>m2.4_a : via in periphery must be enclosed by met2</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m2.5</name>
+   <description>m2.5 : min. m2 enclosure of via of 2 adjacent edges : 0.085um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via2.1a</name>
+   <description>via2.1a : via2 outside of moduleCut should be rectangular</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via2.1a_a</name>
+   <description>via2.1a_a : min. width of via2 outside of moduleCut : 0.2um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via2.1a_b</name>
+   <description>via2.1a_b : maximum length of via2 : 0.2um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via2.2</name>
+   <description>via2.2 : min. via2 spacing : 0.2um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via2.4</name>
+   <description>via2.4 : min. m2 enclosure of via2 : 0.04um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via2.4_a</name>
+   <description>via2.4_a : via must be enclosed by met2</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via2.5</name>
+   <description>via2.5 : min. m3 enclosure of via2 of 2 adjacent edges : 0.085um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m3.1</name>
+   <description>m3.1 : min. m3 width : 0.3um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m3.2</name>
+   <description>m3.2 : min. m3 spacing : 0.3um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m3.3cd</name>
+   <description>m3.3cd : min. 3um.m3 spacing m3 : 0.4um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m3.4</name>
+   <description>m3.4 : min. m3 enclosure of via2 : 0.065um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m3.4_a</name>
+   <description>m3.4_a : via2 must be enclosed by met3</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via3.1</name>
+   <description>via3.1 : via3 outside of moduleCut should be rectangular</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via3.1_a</name>
+   <description>via3.1_a : min. width of via3 outside of moduleCut : 0.2um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via3.1_b</name>
+   <description>via3.1_b : maximum length of via3 : 0.2um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via3.2</name>
+   <description>via3.2 : min. via3 spacing : 0.2um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via3.4</name>
+   <description>via3.4 : min. m3 enclosure of via3 : 0.06um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via3.4_a</name>
+   <description>via3.4_a : non-ring via3 must be enclosed by met3</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via3.5</name>
+   <description>via3.5 : min. m3 enclosure of via3 of 2 adjacent edges : 0.09um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m4.1</name>
+   <description>m4.1 : min. m4 width : 0.3um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m4.2</name>
+   <description>m4.2 : min. m4 spacing : 0.3um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m4.4a</name>
+   <description>m4.4a : min. m4 area : 0.240um²</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m4.5ab</name>
+   <description>m4.5ab : min. 3um.m4 spacing m4 : 0.4um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m4.3</name>
+   <description>m4.3 : min. m4 enclosure of via3 : 0.065um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m4.3_a</name>
+   <description>m4.3_a : via3 must be enclosed by met4</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via4.1</name>
+   <description>via4.1 : via4 outside of moduleCut should be rectangular</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via4.1_a</name>
+   <description>via4.1_a : min. width of via4 outside of moduleCut : 0.8um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via4.1_b</name>
+   <description>via4.1_b : maximum length of via4 : 0.8um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via4.2</name>
+   <description>via4.2 : min. via4 spacing : 0.8um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via4.4</name>
+   <description>via4.4 : min. m4 enclosure of via4 : 0.19um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via4.4_a</name>
+   <description>via4.4_a : m4 must enclose all via4</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m5.1</name>
+   <description>m5.1 : min. m5 width : 1.6um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m5.2</name>
+   <description>m5.2 : min. m5 spacing : 1.6um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m5.3</name>
+   <description>m5.3 : min. m5 enclosure of via4 : 0.31um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m5.3_a</name>
+   <description>m5.3_a : via must be enclosed by m5</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m5.4</name>
+   <description>m5.4 : min. m5 area : 4.0um²</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>pad.2</name>
+   <description>pad.2 : min. pad spacing : 1.27um</description>
+   <categories>
+   </categories>
+  </category>
+ </categories>
+ <cells>
+  <cell>
+   <name>user_project_wrapper</name>
+   <variant/>
+   <references>
+   </references>
+  </cell>
+ </cells>
+ <items>
+ </items>
+</report-database>

diff --git a/mpw_precheck/outputs/reports/klayout_feol_check.xml b/mpw_precheck/outputs/reports/klayout_feol_check.xml
new file mode 100644
index 0000000..987027f
--- /dev/null
+++ b/mpw_precheck/outputs/reports/klayout_feol_check.xml

@@ -0,0 +1,363 @@
+<?xml version="1.0" encoding="utf-8"?>
+<report-database>
+ <description>SKY130 DRC runset</description>
+ <original-file/>
+ <generator>drc: script='/opt/checks/tech-files/sky130A_mr.drc'</generator>
+ <top-cell>user_project_wrapper</top-cell>
+ <tags>
+ </tags>
+ <categories>
+  <category>
+   <name>dnwell.2</name>
+   <description>dnwell.2 : min. dnwell width : 3.0um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>nwell.1</name>
+   <description>nwell.1 : min. nwell width : 0.84um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>nwell.2a</name>
+   <description>nwell.2a : min. nwell spacing (merged if less) : 1.27um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>nwell.6</name>
+   <description>nwell.6 : min enclosure of nwellHole by dnwell : 1.03um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvtp.1</name>
+   <description>hvtp.1 : min. hvtp width : 0.38um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvtp.2</name>
+   <description>hvtp.2 : min. hvtp spacing : 0.38um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvtr.1</name>
+   <description>hvtr.1 : min. hvtr width : 0.38um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvtr.2</name>
+   <description>hvtr.2 : min. hvtr spacing : 0.38um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvtr.2_a</name>
+   <description>hvtr.2_a : hvtr must not overlap hvtp</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>lvtn.1a</name>
+   <description>lvtn.1a : min. lvtn width : 0.38um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>lvtn.2</name>
+   <description>lvtn.2 : min. lvtn spacing : 0.38um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>ncm.1</name>
+   <description>ncm.1 : min. ncm width : 0.38um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>ncm.2a</name>
+   <description>ncm.2a : min. ncm spacing : 0.38um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>difftap.1</name>
+   <description>difftap.1 : min. diff width across areaid:ce : 0.15um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>difftap.1_a</name>
+   <description>difftap.1_a : min. diff width in periphery : 0.15um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>difftap.1_b</name>
+   <description>difftap.1_b : min. tap width across areaid:ce : 0.15um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>difftap.1_c</name>
+   <description>difftap.1_c : min. tap width in periphery : 0.15um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>difftap.3</name>
+   <description>difftap.3 : min. difftap spacing : 0.27um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>tunm.1</name>
+   <description>tunm.1 : min. tunm width : 0.41um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>tunm.2</name>
+   <description>tunm.2 : min. tunm spacing : 0.5um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>poly.1a</name>
+   <description>poly.1a : min. poly width : 0.15um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>poly.2</name>
+   <description>poly.2 : min. poly spacing : 0.21um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>rpm.1a</name>
+   <description>rpm.1a : min. rpm width : 1.27um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>rpm.2</name>
+   <description>rpm.2 : min. rpm spacing : 0.84um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>urpm.1a</name>
+   <description>urpm.1a : min. rpm width : 1.27um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>urpm.2</name>
+   <description>urpm.2 : min. rpm spacing : 0.84um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>npc.1</name>
+   <description>npc.1 : min. npc width : 0.27um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>npc.2</name>
+   <description>npc.2 : min. npc spacing, should be manually merged if less than : 0.27um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>nsd.1</name>
+   <description>nsd.1 : min. nsdm width : 0.38um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>nsd.2</name>
+   <description>nsd.2 : min. nsdm spacing, should be manually merged if less than : 0.38um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>psd.1</name>
+   <description>psd.1 : min. psdm width : 0.38um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>psd.2</name>
+   <description>psd.2 : min. psdm spacing, should be manually merged if less than : 0.38um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>licon.1</name>
+   <description>licon.1 : licon should be rectangle</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>licon.1_a/b</name>
+   <description>licon.1_a/b : minimum/maximum width of licon : 0.17um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>licon.13</name>
+   <description>licon.13 : min. difftap licon spacing to npc : 0.09um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>licon.13_a</name>
+   <description>licon.13_a : licon of diffTap in periphery must not overlap npc</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>licon.17</name>
+   <description>licon.17 : Licons may not overlap both poly and (diff or tap)</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>capm.1</name>
+   <description>capm.1 : min. capm width : 1.0um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>capm.2a</name>
+   <description>capm.2a : min. capm spacing : 0.84um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>capm.2b</name>
+   <description>capm.2b : min. capm spacing : 1.2um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>capm.2b_a</name>
+   <description>capm.2b_a : min. spacing of m3_bot_plate : 1.2um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>capm.3</name>
+   <description>capm.3 : min. capm and m3 enclosure of m3 : 0.14um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>capm.3_a</name>
+   <description>capm.3_a : min. m3 enclosure of capm : 0.14um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>capm.4</name>
+   <description>capm.4 : min. capm enclosure of via3 : 0.14um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>capm.5</name>
+   <description>capm.5 : min. capm spacing to via3 : 0.14um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>cap2m.1</name>
+   <description>cap2m.1 : min. cap2m width : 1.0um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>cap2m.2a</name>
+   <description>cap2m.2a : min. cap2m spacing : 0.84um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>cap2m.2b</name>
+   <description>cap2m.2b : min. cap2m spacing : 1.2um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>cap2m.2b_a</name>
+   <description>cap2m.2b_a : min. spacing of m4_bot_plate : 1.2um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>cap2m.3</name>
+   <description>cap2m.3 : min. m4 enclosure of cap2m : 0.14um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>cap2m.3_a</name>
+   <description>cap2m.3_a : min. m4 enclosure of cap2m : 0.14um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>cap2m.4</name>
+   <description>cap2m.4 : min. cap2m enclosure of via4 : 0.14um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>cap2m.5</name>
+   <description>cap2m.5 : min. cap2m spacing to via4 : 0.14um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvi.1</name>
+   <description>hvi.1 : min. hvi width : 0.6um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvi.2a</name>
+   <description>hvi.2a : min. hvi spacing : 0.7um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvntm.1</name>
+   <description>hvntm.1 : min. hvntm width : 0.7um</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvntm.2</name>
+   <description>hvntm.2 : min. hvntm spacing : 0.7um</description>
+   <categories>
+   </categories>
+  </category>
+ </categories>
+ <cells>
+  <cell>
+   <name>user_project_wrapper</name>
+   <variant/>
+   <references>
+   </references>
+  </cell>
+ </cells>
+ <items>
+ </items>
+</report-database>

diff --git a/mpw_precheck/outputs/reports/klayout_met_min_ca_density_check.xml b/mpw_precheck/outputs/reports/klayout_met_min_ca_density_check.xml
new file mode 100644
index 0000000..698a39a
--- /dev/null
+++ b/mpw_precheck/outputs/reports/klayout_met_min_ca_density_check.xml

@@ -0,0 +1,21 @@
+<?xml version="1.0" encoding="utf-8"?>
+<report-database>
+ <description>Density Checks</description>
+ <original-file/>
+ <generator>drc: script='/opt/checks/drc_checks/klayout/met_min_ca_density.lydrc'</generator>
+ <top-cell>user_project_wrapper</top-cell>
+ <tags>
+ </tags>
+ <categories>
+ </categories>
+ <cells>
+  <cell>
+   <name>user_project_wrapper</name>
+   <variant/>
+   <references>
+   </references>
+  </cell>
+ </cells>
+ <items>
+ </items>
+</report-database>

diff --git a/mpw_precheck/outputs/reports/klayout_offgrid_check.xml b/mpw_precheck/outputs/reports/klayout_offgrid_check.xml
new file mode 100644
index 0000000..95ebbc9
--- /dev/null
+++ b/mpw_precheck/outputs/reports/klayout_offgrid_check.xml

@@ -0,0 +1,483 @@
+<?xml version="1.0" encoding="utf-8"?>
+<report-database>
+ <description>SKY130 DRC runset</description>
+ <original-file/>
+ <generator>drc: script='/opt/checks/tech-files/sky130A_mr.drc'</generator>
+ <top-cell>user_project_wrapper</top-cell>
+ <tags>
+ </tags>
+ <categories>
+  <category>
+   <name>dnwell_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on dnwell</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>dnwell_angle</name>
+   <description>x.3a : non 45 degree angle dnwell</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>nwell_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on nwell</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>nwell_angle</name>
+   <description>x.3a : non 45 degree angle nwell</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>pwbm_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on pwbm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>pwbm_angle</name>
+   <description>x.3a : non 45 degree angle pwbm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>pwde_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on pwde</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>pwde_angle</name>
+   <description>x.3a : non 45 degree angle pwde</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvtp_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on hvtp</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvtp_angle</name>
+   <description>x.3a : non 45 degree angle hvtp</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvtr_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on hvtr</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvtr_angle</name>
+   <description>x.3a : non 45 degree angle hvtr</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>lvtn_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on lvtn</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>lvtn_angle</name>
+   <description>x.3a : non 45 degree angle lvtn</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>ncm_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on ncm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>ncm_angle</name>
+   <description>x.3a : non 45 degree angle ncm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>diff_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on diff</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>tap_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on tap</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>diff_angle</name>
+   <description>x.2 : non 90 degree angle diff</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>diff_angle</name>
+   <description>x.2c : non 45 degree angle diff</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>tap_angle</name>
+   <description>x.2 : non 90 degree angle tap</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>tap_angle</name>
+   <description>x.2c : non 45 degree angle tap</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>tunm_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on tunm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>tunm_angle</name>
+   <description>x.3a : non 45 degree angle tunm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>poly_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on poly</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>poly_angle</name>
+   <description>x.2 : non 90 degree angle poly</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>rpm_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on rpm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>rpm_angle</name>
+   <description>x.3a : non 45 degree angle rpm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>npc_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on npc</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>npc_angle</name>
+   <description>x.3a : non 45 degree angle npc</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>nsdm_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on nsdm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>nsdm_angle</name>
+   <description>x.3a : non 45 degree angle nsdm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>psdm_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on psdm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>psdm_angle</name>
+   <description>x.3a : non 45 degree angle psdm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>licon_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on licon</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>licon_angle</name>
+   <description>x.2 : non 90 degree angle licon</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>li_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on li</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>li_angle</name>
+   <description>x.3a : non 45 degree angle li</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>ct_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on mcon</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>ct_angle</name>
+   <description>x.2 : non 90 degree angle mcon</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>vpp_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on vpp</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>vpp_angle</name>
+   <description>x.3a : non 45 degree angle vpp</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m1_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on m1</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m1_angle</name>
+   <description>x.3a : non 45 degree angle m1</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on via</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via_angle</name>
+   <description>x.2 : non 90 degree angle via</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m2_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on m2</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m2_angle</name>
+   <description>x.3a : non 45 degree angle m2</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via2_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on via2</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via2_angle</name>
+   <description>x.2 : non 90 degree angle via2</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m3_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on m3</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m3_angle</name>
+   <description>x.3a : non 45 degree angle m3</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via3_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on via3</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via3_angle</name>
+   <description>x.2 : non 90 degree angle via3</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>nsm_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on nsm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>nsm_angle</name>
+   <description>x.3a : non 45 degree angle nsm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m4_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on m4</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m4_angle</name>
+   <description>x.3a : non 45 degree angle m4</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via4_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on via4</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>via4_angle</name>
+   <description>x.2 : non 90 degree angle via4</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m5_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on m5</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>m5_angle</name>
+   <description>x.3a : non 45 degree angle m5</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>pad_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on pad</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>pad_angle</name>
+   <description>x.3a : non 45 degree angle pad</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>mf_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on mf</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>mf_angle</name>
+   <description>x.2 : non 90 degree angle mf</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvi_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on hvi</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvi_angle</name>
+   <description>x.3a : non 45 degree angle hvi</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvntm_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on hvntm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>hvntm_angle</name>
+   <description>x.3a : non 45 degree angle hvntm</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>vhvi_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on vhvi</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>vhvi_angle</name>
+   <description>x.3a : non 45 degree angle vhvi</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>uhvi_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on uhvi</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>uhvi_angle</name>
+   <description>x.3a : non 45 degree angle uhvi</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>pwell_rs_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on pwell_rs</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>pwell_rs_angle</name>
+   <description>x.3a : non 45 degree angle pwell_rs</description>
+   <categories>
+   </categories>
+  </category>
+  <category>
+   <name>areaid_re_OFFGRID</name>
+   <description>x.1b : OFFGRID vertex on areaid.re</description>
+   <categories>
+   </categories>
+  </category>
+ </categories>
+ <cells>
+  <cell>
+   <name>user_project_wrapper</name>
+   <variant/>
+   <references>
+   </references>
+  </cell>
+ </cells>
+ <items>
+ </items>
+</report-database>

diff --git a/mpw_precheck/outputs/reports/klayout_pin_label_purposes_overlapping_drawing_check.xml b/mpw_precheck/outputs/reports/klayout_pin_label_purposes_overlapping_drawing_check.xml
new file mode 100644
index 0000000..1803835
--- /dev/null
+++ b/mpw_precheck/outputs/reports/klayout_pin_label_purposes_overlapping_drawing_check.xml

@@ -0,0 +1,21 @@
+<?xml version="1.0" encoding="utf-8"?>
+<report-database>
+ <description>pin_label_purposes_overlapping_drawing.rb.drc, input=/root/riscduino-dual_core__rd0_/gds/user_project_wrapper.gds, topcell=user_project_wrapper</description>
+ <original-file/>
+ <generator>drc: script='/opt/checks/drc_checks/klayout/pin_label_purposes_overlapping_drawing.rb.drc'</generator>
+ <top-cell>user_project_wrapper</top-cell>
+ <tags>
+ </tags>
+ <categories>
+ </categories>
+ <cells>
+  <cell>
+   <name>user_project_wrapper</name>
+   <variant/>
+   <references>
+   </references>
+  </cell>
+ </cells>
+ <items>
+ </items>
+</report-database>

diff --git a/mpw_precheck/outputs/reports/klayout_zeroarea_check.xml b/mpw_precheck/outputs/reports/klayout_zeroarea_check.xml
new file mode 100644
index 0000000..7f95f69
--- /dev/null
+++ b/mpw_precheck/outputs/reports/klayout_zeroarea_check.xml

@@ -0,0 +1,21 @@
+<?xml version="1.0" encoding="utf-8"?>
+<report-database>
+ <description>zero area check</description>
+ <original-file/>
+ <generator>drc: script='/opt/checks/drc_checks/klayout/zeroarea.rb.drc'</generator>
+ <top-cell>user_project_wrapper</top-cell>
+ <tags>
+ </tags>
+ <categories>
+ </categories>
+ <cells>
+  <cell>
+   <name>user_project_wrapper</name>
+   <variant/>
+   <references>
+   </references>
+  </cell>
+ </cells>
+ <items>
+ </items>
+</report-database>

diff --git a/mpw_precheck/outputs/reports/magic_drc_check.drc.report b/mpw_precheck/outputs/reports/magic_drc_check.drc.report
new file mode 100644
index 0000000..46ca7f3
--- /dev/null
+++ b/mpw_precheck/outputs/reports/magic_drc_check.drc.report

@@ -0,0 +1,5 @@
+user_project_wrapper
+----------------------------------------
+[INFO]: COUNT: 0
+[INFO]: Should be divided by 3 or 4
+

diff --git a/mpw_precheck/outputs/reports/magic_drc_check.rdb b/mpw_precheck/outputs/reports/magic_drc_check.rdb
new file mode 100644
index 0000000..ac5b3c4
--- /dev/null
+++ b/mpw_precheck/outputs/reports/magic_drc_check.rdb

@@ -0,0 +1,2 @@
+$user_project_wrapper
+ 100

diff --git a/mpw_precheck/outputs/reports/magic_drc_check.tcl b/mpw_precheck/outputs/reports/magic_drc_check.tcl
new file mode 100644
index 0000000..e69de29
--- /dev/null
+++ b/mpw_precheck/outputs/reports/magic_drc_check.tcl


diff --git a/mpw_precheck/outputs/reports/magic_drc_check.tr b/mpw_precheck/outputs/reports/magic_drc_check.tr
new file mode 100644
index 0000000..e69de29
--- /dev/null
+++ b/mpw_precheck/outputs/reports/magic_drc_check.tr


diff --git a/mpw_precheck/outputs/reports/magic_drc_check.xml b/mpw_precheck/outputs/reports/magic_drc_check.xml
new file mode 100644
index 0000000..0eff265
--- /dev/null
+++ b/mpw_precheck/outputs/reports/magic_drc_check.xml

@@ -0,0 +1,10 @@
+<?xml version="1.0" ?>
+<report-database>
+    <categories/>
+    <cells>
+        <cell>
+            <name>user_project_wrapper</name>
+        </cell>
+    </cells>
+    <items/>
+</report-database>

diff --git a/mpw_precheck/outputs/user_project_wrapper.filtered.v b/mpw_precheck/outputs/user_project_wrapper.filtered.v
new file mode 100644
index 0000000..47fd59f
--- /dev/null
+++ b/mpw_precheck/outputs/user_project_wrapper.filtered.v

@@ -0,0 +1,5733 @@
+module user_project_wrapper (user_clock2,
+    vccd1,
+    vccd2,
+    vdda1,
+    vdda2,
+    vssa1,
+    vssa2,
+    vssd1,
+    vssd2,
+    wb_clk_i,
+    wb_rst_i,
+    wbs_ack_o,
+    wbs_cyc_i,
+    wbs_stb_i,
+    wbs_we_i,
+    analog_io,
+    io_in,
+    io_oeb,
+    io_out,
+    la_data_in,
+    la_data_out,
+    la_oenb,
+    user_irq,
+    wbs_adr_i,
+    wbs_dat_i,
+    wbs_dat_o,
+    wbs_sel_i);
+ input user_clock2;
+ input vccd1;
+ input vccd2;
+ input vdda1;
+ input vdda2;
+ input vssa1;
+ input vssa2;
+ input vssd1;
+ input vssd2;
+ input wb_clk_i;
+ input wb_rst_i;
+ output wbs_ack_o;
+ input wbs_cyc_i;
+ input wbs_stb_i;
+ input wbs_we_i;
+ inout [28:0] analog_io;
+ input [37:0] io_in;
+ output [37:0] io_oeb;
+ output [37:0] io_out;
+ input [127:0] la_data_in;
+ output [127:0] la_data_out;
+ input [127:0] la_oenb;
+ output [2:0] user_irq;
+ input [31:0] wbs_adr_i;
+ input [31:0] wbs_dat_i;
+ output [31:0] wbs_dat_o;
+ input [3:0] wbs_sel_i;
+
+ wire \cfg_clk_ctrl1[0] ;
+ wire \cfg_clk_ctrl1[10] ;
+ wire \cfg_clk_ctrl1[11] ;
+ wire \cfg_clk_ctrl1[12] ;
+ wire \cfg_clk_ctrl1[13] ;
+ wire \cfg_clk_ctrl1[14] ;
+ wire \cfg_clk_ctrl1[15] ;
+ wire \cfg_clk_ctrl1[16] ;
+ wire \cfg_clk_ctrl1[17] ;
+ wire \cfg_clk_ctrl1[18] ;
+ wire \cfg_clk_ctrl1[19] ;
+ wire \cfg_clk_ctrl1[1] ;
+ wire \cfg_clk_ctrl1[20] ;
+ wire \cfg_clk_ctrl1[21] ;
+ wire \cfg_clk_ctrl1[22] ;
+ wire \cfg_clk_ctrl1[23] ;
+ wire \cfg_clk_ctrl1[24] ;
+ wire \cfg_clk_ctrl1[25] ;
+ wire \cfg_clk_ctrl1[26] ;
+ wire \cfg_clk_ctrl1[27] ;
+ wire \cfg_clk_ctrl1[28] ;
+ wire \cfg_clk_ctrl1[29] ;
+ wire \cfg_clk_ctrl1[2] ;
+ wire \cfg_clk_ctrl1[30] ;
+ wire \cfg_clk_ctrl1[31] ;
+ wire \cfg_clk_ctrl1[3] ;
+ wire \cfg_clk_ctrl1[4] ;
+ wire \cfg_clk_ctrl1[5] ;
+ wire \cfg_clk_ctrl1[6] ;
+ wire \cfg_clk_ctrl1[7] ;
+ wire \cfg_clk_ctrl1[8] ;
+ wire \cfg_clk_ctrl1[9] ;
+ wire \cfg_clk_ctrl2[0] ;
+ wire \cfg_clk_ctrl2[10] ;
+ wire \cfg_clk_ctrl2[11] ;
+ wire \cfg_clk_ctrl2[12] ;
+ wire \cfg_clk_ctrl2[13] ;
+ wire \cfg_clk_ctrl2[14] ;
+ wire \cfg_clk_ctrl2[15] ;
+ wire \cfg_clk_ctrl2[16] ;
+ wire \cfg_clk_ctrl2[17] ;
+ wire \cfg_clk_ctrl2[18] ;
+ wire \cfg_clk_ctrl2[19] ;
+ wire \cfg_clk_ctrl2[1] ;
+ wire \cfg_clk_ctrl2[20] ;
+ wire \cfg_clk_ctrl2[21] ;
+ wire \cfg_clk_ctrl2[22] ;
+ wire \cfg_clk_ctrl2[23] ;
+ wire \cfg_clk_ctrl2[24] ;
+ wire \cfg_clk_ctrl2[25] ;
+ wire \cfg_clk_ctrl2[26] ;
+ wire \cfg_clk_ctrl2[27] ;
+ wire \cfg_clk_ctrl2[28] ;
+ wire \cfg_clk_ctrl2[29] ;
+ wire \cfg_clk_ctrl2[2] ;
+ wire \cfg_clk_ctrl2[30] ;
+ wire \cfg_clk_ctrl2[31] ;
+ wire \cfg_clk_ctrl2[3] ;
+ wire \cfg_clk_ctrl2[4] ;
+ wire \cfg_clk_ctrl2[5] ;
+ wire \cfg_clk_ctrl2[6] ;
+ wire \cfg_clk_ctrl2[7] ;
+ wire \cfg_clk_ctrl2[8] ;
+ wire \cfg_clk_ctrl2[9] ;
+ wire \cfg_cska_pinmux_rp[0] ;
+ wire \cfg_cska_pinmux_rp[1] ;
+ wire \cfg_cska_pinmux_rp[2] ;
+ wire \cfg_cska_pinmux_rp[3] ;
+ wire \cfg_cska_qspi_co_rp[0] ;
+ wire \cfg_cska_qspi_co_rp[1] ;
+ wire \cfg_cska_qspi_co_rp[2] ;
+ wire \cfg_cska_qspi_co_rp[3] ;
+ wire \cfg_cska_qspi_rp[0] ;
+ wire \cfg_cska_qspi_rp[1] ;
+ wire \cfg_cska_qspi_rp[2] ;
+ wire \cfg_cska_qspi_rp[3] ;
+ wire \cfg_cska_uart_rp[0] ;
+ wire \cfg_cska_uart_rp[1] ;
+ wire \cfg_cska_uart_rp[2] ;
+ wire \cfg_cska_uart_rp[3] ;
+ wire i2c_rst_n;
+ wire i2cm_clk_i;
+ wire i2cm_clk_o;
+ wire i2cm_clk_oen;
+ wire i2cm_data_i;
+ wire i2cm_data_o;
+ wire i2cm_data_oen;
+ wire i2cm_intr_o;
+ wire \irq_lines[0] ;
+ wire \irq_lines[10] ;
+ wire \irq_lines[11] ;
+ wire \irq_lines[12] ;
+ wire \irq_lines[13] ;
+ wire \irq_lines[14] ;
+ wire \irq_lines[15] ;
+ wire \irq_lines[1] ;
+ wire \irq_lines[2] ;
+ wire \irq_lines[3] ;
+ wire \irq_lines[4] ;
+ wire \irq_lines[5] ;
+ wire \irq_lines[6] ;
+ wire \irq_lines[7] ;
+ wire \irq_lines[8] ;
+ wire \irq_lines[9] ;
+ wire pulse1m_mclk;
+ wire qspim_rst_n;
+ wire \sflash_di[0] ;
+ wire \sflash_di[1] ;
+ wire \sflash_di[2] ;
+ wire \sflash_di[3] ;
+ wire \sflash_do[0] ;
+ wire \sflash_do[1] ;
+ wire \sflash_do[2] ;
+ wire \sflash_do[3] ;
+ wire \sflash_oen[0] ;
+ wire \sflash_oen[1] ;
+ wire \sflash_oen[2] ;
+ wire \sflash_oen[3] ;
+ wire sflash_sck;
+ wire soft_irq;
+ wire \spi_csn[0] ;
+ wire \spi_csn[1] ;
+ wire \spi_csn[2] ;
+ wire \spi_csn[3] ;
+ wire sspim_rst_n;
+ wire sspim_sck;
+ wire sspim_si;
+ wire sspim_so;
+ wire sspim_ssn;
+ wire \u_riscv_top.cfg_cska_riscv[0] ;
+ wire \u_riscv_top.cfg_cska_riscv[1] ;
+ wire \u_riscv_top.cfg_cska_riscv[2] ;
+ wire \u_riscv_top.cfg_cska_riscv[3] ;
+ wire \u_riscv_top.core0_debug[0] ;
+ wire \u_riscv_top.core0_debug[10] ;
+ wire \u_riscv_top.core0_debug[11] ;
+ wire \u_riscv_top.core0_debug[12] ;
+ wire \u_riscv_top.core0_debug[13] ;
+ wire \u_riscv_top.core0_debug[14] ;
+ wire \u_riscv_top.core0_debug[15] ;
+ wire \u_riscv_top.core0_debug[16] ;
+ wire \u_riscv_top.core0_debug[17] ;
+ wire \u_riscv_top.core0_debug[18] ;
+ wire \u_riscv_top.core0_debug[19] ;
+ wire \u_riscv_top.core0_debug[1] ;
+ wire \u_riscv_top.core0_debug[20] ;
+ wire \u_riscv_top.core0_debug[21] ;
+ wire \u_riscv_top.core0_debug[22] ;
+ wire \u_riscv_top.core0_debug[23] ;
+ wire \u_riscv_top.core0_debug[24] ;
+ wire \u_riscv_top.core0_debug[25] ;
+ wire \u_riscv_top.core0_debug[26] ;
+ wire \u_riscv_top.core0_debug[27] ;
+ wire \u_riscv_top.core0_debug[28] ;
+ wire \u_riscv_top.core0_debug[29] ;
+ wire \u_riscv_top.core0_debug[2] ;
+ wire \u_riscv_top.core0_debug[30] ;
+ wire \u_riscv_top.core0_debug[31] ;
+ wire \u_riscv_top.core0_debug[32] ;
+ wire \u_riscv_top.core0_debug[33] ;
+ wire \u_riscv_top.core0_debug[34] ;
+ wire \u_riscv_top.core0_debug[35] ;
+ wire \u_riscv_top.core0_debug[36] ;
+ wire \u_riscv_top.core0_debug[37] ;
+ wire \u_riscv_top.core0_debug[38] ;
+ wire \u_riscv_top.core0_debug[39] ;
+ wire \u_riscv_top.core0_debug[3] ;
+ wire \u_riscv_top.core0_debug[40] ;
+ wire \u_riscv_top.core0_debug[41] ;
+ wire \u_riscv_top.core0_debug[42] ;
+ wire \u_riscv_top.core0_debug[43] ;
+ wire \u_riscv_top.core0_debug[44] ;
+ wire \u_riscv_top.core0_debug[45] ;
+ wire \u_riscv_top.core0_debug[46] ;
+ wire \u_riscv_top.core0_debug[47] ;
+ wire \u_riscv_top.core0_debug[48] ;
+ wire \u_riscv_top.core0_debug[4] ;
+ wire \u_riscv_top.core0_debug[5] ;
+ wire \u_riscv_top.core0_debug[6] ;
+ wire \u_riscv_top.core0_debug[7] ;
+ wire \u_riscv_top.core0_debug[8] ;
+ wire \u_riscv_top.core0_debug[9] ;
+ wire \u_riscv_top.core0_dmem_addr[0] ;
+ wire \u_riscv_top.core0_dmem_addr[10] ;
+ wire \u_riscv_top.core0_dmem_addr[11] ;
+ wire \u_riscv_top.core0_dmem_addr[12] ;
+ wire \u_riscv_top.core0_dmem_addr[13] ;
+ wire \u_riscv_top.core0_dmem_addr[14] ;
+ wire \u_riscv_top.core0_dmem_addr[15] ;
+ wire \u_riscv_top.core0_dmem_addr[16] ;
+ wire \u_riscv_top.core0_dmem_addr[17] ;
+ wire \u_riscv_top.core0_dmem_addr[18] ;
+ wire \u_riscv_top.core0_dmem_addr[19] ;
+ wire \u_riscv_top.core0_dmem_addr[1] ;
+ wire \u_riscv_top.core0_dmem_addr[20] ;
+ wire \u_riscv_top.core0_dmem_addr[21] ;
+ wire \u_riscv_top.core0_dmem_addr[22] ;
+ wire \u_riscv_top.core0_dmem_addr[23] ;
+ wire \u_riscv_top.core0_dmem_addr[24] ;
+ wire \u_riscv_top.core0_dmem_addr[25] ;
+ wire \u_riscv_top.core0_dmem_addr[26] ;
+ wire \u_riscv_top.core0_dmem_addr[27] ;
+ wire \u_riscv_top.core0_dmem_addr[28] ;
+ wire \u_riscv_top.core0_dmem_addr[29] ;
+ wire \u_riscv_top.core0_dmem_addr[2] ;
+ wire \u_riscv_top.core0_dmem_addr[30] ;
+ wire \u_riscv_top.core0_dmem_addr[31] ;
+ wire \u_riscv_top.core0_dmem_addr[3] ;
+ wire \u_riscv_top.core0_dmem_addr[4] ;
+ wire \u_riscv_top.core0_dmem_addr[5] ;
+ wire \u_riscv_top.core0_dmem_addr[6] ;
+ wire \u_riscv_top.core0_dmem_addr[7] ;
+ wire \u_riscv_top.core0_dmem_addr[8] ;
+ wire \u_riscv_top.core0_dmem_addr[9] ;
+ wire \u_riscv_top.core0_dmem_cmd ;
+ wire \u_riscv_top.core0_dmem_rdata[0] ;
+ wire \u_riscv_top.core0_dmem_rdata[10] ;
+ wire \u_riscv_top.core0_dmem_rdata[11] ;
+ wire \u_riscv_top.core0_dmem_rdata[12] ;
+ wire \u_riscv_top.core0_dmem_rdata[13] ;
+ wire \u_riscv_top.core0_dmem_rdata[14] ;
+ wire \u_riscv_top.core0_dmem_rdata[15] ;
+ wire \u_riscv_top.core0_dmem_rdata[16] ;
+ wire \u_riscv_top.core0_dmem_rdata[17] ;
+ wire \u_riscv_top.core0_dmem_rdata[18] ;
+ wire \u_riscv_top.core0_dmem_rdata[19] ;
+ wire \u_riscv_top.core0_dmem_rdata[1] ;
+ wire \u_riscv_top.core0_dmem_rdata[20] ;
+ wire \u_riscv_top.core0_dmem_rdata[21] ;
+ wire \u_riscv_top.core0_dmem_rdata[22] ;
+ wire \u_riscv_top.core0_dmem_rdata[23] ;
+ wire \u_riscv_top.core0_dmem_rdata[24] ;
+ wire \u_riscv_top.core0_dmem_rdata[25] ;
+ wire \u_riscv_top.core0_dmem_rdata[26] ;
+ wire \u_riscv_top.core0_dmem_rdata[27] ;
+ wire \u_riscv_top.core0_dmem_rdata[28] ;
+ wire \u_riscv_top.core0_dmem_rdata[29] ;
+ wire \u_riscv_top.core0_dmem_rdata[2] ;
+ wire \u_riscv_top.core0_dmem_rdata[30] ;
+ wire \u_riscv_top.core0_dmem_rdata[31] ;
+ wire \u_riscv_top.core0_dmem_rdata[3] ;
+ wire \u_riscv_top.core0_dmem_rdata[4] ;
+ wire \u_riscv_top.core0_dmem_rdata[5] ;
+ wire \u_riscv_top.core0_dmem_rdata[6] ;
+ wire \u_riscv_top.core0_dmem_rdata[7] ;
+ wire \u_riscv_top.core0_dmem_rdata[8] ;
+ wire \u_riscv_top.core0_dmem_rdata[9] ;
+ wire \u_riscv_top.core0_dmem_req ;
+ wire \u_riscv_top.core0_dmem_req_ack ;
+ wire \u_riscv_top.core0_dmem_resp[0] ;
+ wire \u_riscv_top.core0_dmem_resp[1] ;
+ wire \u_riscv_top.core0_dmem_wdata[0] ;
+ wire \u_riscv_top.core0_dmem_wdata[10] ;
+ wire \u_riscv_top.core0_dmem_wdata[11] ;
+ wire \u_riscv_top.core0_dmem_wdata[12] ;
+ wire \u_riscv_top.core0_dmem_wdata[13] ;
+ wire \u_riscv_top.core0_dmem_wdata[14] ;
+ wire \u_riscv_top.core0_dmem_wdata[15] ;
+ wire \u_riscv_top.core0_dmem_wdata[16] ;
+ wire \u_riscv_top.core0_dmem_wdata[17] ;
+ wire \u_riscv_top.core0_dmem_wdata[18] ;
+ wire \u_riscv_top.core0_dmem_wdata[19] ;
+ wire \u_riscv_top.core0_dmem_wdata[1] ;
+ wire \u_riscv_top.core0_dmem_wdata[20] ;
+ wire \u_riscv_top.core0_dmem_wdata[21] ;
+ wire \u_riscv_top.core0_dmem_wdata[22] ;
+ wire \u_riscv_top.core0_dmem_wdata[23] ;
+ wire \u_riscv_top.core0_dmem_wdata[24] ;
+ wire \u_riscv_top.core0_dmem_wdata[25] ;
+ wire \u_riscv_top.core0_dmem_wdata[26] ;
+ wire \u_riscv_top.core0_dmem_wdata[27] ;
+ wire \u_riscv_top.core0_dmem_wdata[28] ;
+ wire \u_riscv_top.core0_dmem_wdata[29] ;
+ wire \u_riscv_top.core0_dmem_wdata[2] ;
+ wire \u_riscv_top.core0_dmem_wdata[30] ;
+ wire \u_riscv_top.core0_dmem_wdata[31] ;
+ wire \u_riscv_top.core0_dmem_wdata[3] ;
+ wire \u_riscv_top.core0_dmem_wdata[4] ;
+ wire \u_riscv_top.core0_dmem_wdata[5] ;
+ wire \u_riscv_top.core0_dmem_wdata[6] ;
+ wire \u_riscv_top.core0_dmem_wdata[7] ;
+ wire \u_riscv_top.core0_dmem_wdata[8] ;
+ wire \u_riscv_top.core0_dmem_wdata[9] ;
+ wire \u_riscv_top.core0_dmem_width[0] ;
+ wire \u_riscv_top.core0_dmem_width[1] ;
+ wire \u_riscv_top.core0_imem_addr[0] ;
+ wire \u_riscv_top.core0_imem_addr[10] ;
+ wire \u_riscv_top.core0_imem_addr[11] ;
+ wire \u_riscv_top.core0_imem_addr[12] ;
+ wire \u_riscv_top.core0_imem_addr[13] ;
+ wire \u_riscv_top.core0_imem_addr[14] ;
+ wire \u_riscv_top.core0_imem_addr[15] ;
+ wire \u_riscv_top.core0_imem_addr[16] ;
+ wire \u_riscv_top.core0_imem_addr[17] ;
+ wire \u_riscv_top.core0_imem_addr[18] ;
+ wire \u_riscv_top.core0_imem_addr[19] ;
+ wire \u_riscv_top.core0_imem_addr[1] ;
+ wire \u_riscv_top.core0_imem_addr[20] ;
+ wire \u_riscv_top.core0_imem_addr[21] ;
+ wire \u_riscv_top.core0_imem_addr[22] ;
+ wire \u_riscv_top.core0_imem_addr[23] ;
+ wire \u_riscv_top.core0_imem_addr[24] ;
+ wire \u_riscv_top.core0_imem_addr[25] ;
+ wire \u_riscv_top.core0_imem_addr[26] ;
+ wire \u_riscv_top.core0_imem_addr[27] ;
+ wire \u_riscv_top.core0_imem_addr[28] ;
+ wire \u_riscv_top.core0_imem_addr[29] ;
+ wire \u_riscv_top.core0_imem_addr[2] ;
+ wire \u_riscv_top.core0_imem_addr[30] ;
+ wire \u_riscv_top.core0_imem_addr[31] ;
+ wire \u_riscv_top.core0_imem_addr[3] ;
+ wire \u_riscv_top.core0_imem_addr[4] ;
+ wire \u_riscv_top.core0_imem_addr[5] ;
+ wire \u_riscv_top.core0_imem_addr[6] ;
+ wire \u_riscv_top.core0_imem_addr[7] ;
+ wire \u_riscv_top.core0_imem_addr[8] ;
+ wire \u_riscv_top.core0_imem_addr[9] ;
+ wire \u_riscv_top.core0_imem_bl[0] ;
+ wire \u_riscv_top.core0_imem_bl[1] ;
+ wire \u_riscv_top.core0_imem_bl[2] ;
+ wire \u_riscv_top.core0_imem_cmd ;
+ wire \u_riscv_top.core0_imem_rdata[0] ;
+ wire \u_riscv_top.core0_imem_rdata[10] ;
+ wire \u_riscv_top.core0_imem_rdata[11] ;
+ wire \u_riscv_top.core0_imem_rdata[12] ;
+ wire \u_riscv_top.core0_imem_rdata[13] ;
+ wire \u_riscv_top.core0_imem_rdata[14] ;
+ wire \u_riscv_top.core0_imem_rdata[15] ;
+ wire \u_riscv_top.core0_imem_rdata[16] ;
+ wire \u_riscv_top.core0_imem_rdata[17] ;
+ wire \u_riscv_top.core0_imem_rdata[18] ;
+ wire \u_riscv_top.core0_imem_rdata[19] ;
+ wire \u_riscv_top.core0_imem_rdata[1] ;
+ wire \u_riscv_top.core0_imem_rdata[20] ;
+ wire \u_riscv_top.core0_imem_rdata[21] ;
+ wire \u_riscv_top.core0_imem_rdata[22] ;
+ wire \u_riscv_top.core0_imem_rdata[23] ;
+ wire \u_riscv_top.core0_imem_rdata[24] ;
+ wire \u_riscv_top.core0_imem_rdata[25] ;
+ wire \u_riscv_top.core0_imem_rdata[26] ;
+ wire \u_riscv_top.core0_imem_rdata[27] ;
+ wire \u_riscv_top.core0_imem_rdata[28] ;
+ wire \u_riscv_top.core0_imem_rdata[29] ;
+ wire \u_riscv_top.core0_imem_rdata[2] ;
+ wire \u_riscv_top.core0_imem_rdata[30] ;
+ wire \u_riscv_top.core0_imem_rdata[31] ;
+ wire \u_riscv_top.core0_imem_rdata[3] ;
+ wire \u_riscv_top.core0_imem_rdata[4] ;
+ wire \u_riscv_top.core0_imem_rdata[5] ;
+ wire \u_riscv_top.core0_imem_rdata[6] ;
+ wire \u_riscv_top.core0_imem_rdata[7] ;
+ wire \u_riscv_top.core0_imem_rdata[8] ;
+ wire \u_riscv_top.core0_imem_rdata[9] ;
+ wire \u_riscv_top.core0_imem_req ;
+ wire \u_riscv_top.core0_imem_req_ack ;
+ wire \u_riscv_top.core0_imem_resp[0] ;
+ wire \u_riscv_top.core0_imem_resp[1] ;
+ wire \u_riscv_top.core0_uid[0] ;
+ wire \u_riscv_top.core0_uid[1] ;
+ wire \u_riscv_top.core1_debug[0] ;
+ wire \u_riscv_top.core1_debug[10] ;
+ wire \u_riscv_top.core1_debug[11] ;
+ wire \u_riscv_top.core1_debug[12] ;
+ wire \u_riscv_top.core1_debug[13] ;
+ wire \u_riscv_top.core1_debug[14] ;
+ wire \u_riscv_top.core1_debug[15] ;
+ wire \u_riscv_top.core1_debug[16] ;
+ wire \u_riscv_top.core1_debug[17] ;
+ wire \u_riscv_top.core1_debug[18] ;
+ wire \u_riscv_top.core1_debug[19] ;
+ wire \u_riscv_top.core1_debug[1] ;
+ wire \u_riscv_top.core1_debug[20] ;
+ wire \u_riscv_top.core1_debug[21] ;
+ wire \u_riscv_top.core1_debug[22] ;
+ wire \u_riscv_top.core1_debug[23] ;
+ wire \u_riscv_top.core1_debug[24] ;
+ wire \u_riscv_top.core1_debug[25] ;
+ wire \u_riscv_top.core1_debug[26] ;
+ wire \u_riscv_top.core1_debug[27] ;
+ wire \u_riscv_top.core1_debug[28] ;
+ wire \u_riscv_top.core1_debug[29] ;
+ wire \u_riscv_top.core1_debug[2] ;
+ wire \u_riscv_top.core1_debug[30] ;
+ wire \u_riscv_top.core1_debug[31] ;
+ wire \u_riscv_top.core1_debug[32] ;
+ wire \u_riscv_top.core1_debug[33] ;
+ wire \u_riscv_top.core1_debug[34] ;
+ wire \u_riscv_top.core1_debug[35] ;
+ wire \u_riscv_top.core1_debug[36] ;
+ wire \u_riscv_top.core1_debug[37] ;
+ wire \u_riscv_top.core1_debug[38] ;
+ wire \u_riscv_top.core1_debug[39] ;
+ wire \u_riscv_top.core1_debug[3] ;
+ wire \u_riscv_top.core1_debug[40] ;
+ wire \u_riscv_top.core1_debug[41] ;
+ wire \u_riscv_top.core1_debug[42] ;
+ wire \u_riscv_top.core1_debug[43] ;
+ wire \u_riscv_top.core1_debug[44] ;
+ wire \u_riscv_top.core1_debug[45] ;
+ wire \u_riscv_top.core1_debug[46] ;
+ wire \u_riscv_top.core1_debug[47] ;
+ wire \u_riscv_top.core1_debug[48] ;
+ wire \u_riscv_top.core1_debug[4] ;
+ wire \u_riscv_top.core1_debug[5] ;
+ wire \u_riscv_top.core1_debug[6] ;
+ wire \u_riscv_top.core1_debug[7] ;
+ wire \u_riscv_top.core1_debug[8] ;
+ wire \u_riscv_top.core1_debug[9] ;
+ wire \u_riscv_top.core1_dmem_addr[0] ;
+ wire \u_riscv_top.core1_dmem_addr[10] ;
+ wire \u_riscv_top.core1_dmem_addr[11] ;
+ wire \u_riscv_top.core1_dmem_addr[12] ;
+ wire \u_riscv_top.core1_dmem_addr[13] ;
+ wire \u_riscv_top.core1_dmem_addr[14] ;
+ wire \u_riscv_top.core1_dmem_addr[15] ;
+ wire \u_riscv_top.core1_dmem_addr[16] ;
+ wire \u_riscv_top.core1_dmem_addr[17] ;
+ wire \u_riscv_top.core1_dmem_addr[18] ;
+ wire \u_riscv_top.core1_dmem_addr[19] ;
+ wire \u_riscv_top.core1_dmem_addr[1] ;
+ wire \u_riscv_top.core1_dmem_addr[20] ;
+ wire \u_riscv_top.core1_dmem_addr[21] ;
+ wire \u_riscv_top.core1_dmem_addr[22] ;
+ wire \u_riscv_top.core1_dmem_addr[23] ;
+ wire \u_riscv_top.core1_dmem_addr[24] ;
+ wire \u_riscv_top.core1_dmem_addr[25] ;
+ wire \u_riscv_top.core1_dmem_addr[26] ;
+ wire \u_riscv_top.core1_dmem_addr[27] ;
+ wire \u_riscv_top.core1_dmem_addr[28] ;
+ wire \u_riscv_top.core1_dmem_addr[29] ;
+ wire \u_riscv_top.core1_dmem_addr[2] ;
+ wire \u_riscv_top.core1_dmem_addr[30] ;
+ wire \u_riscv_top.core1_dmem_addr[31] ;
+ wire \u_riscv_top.core1_dmem_addr[3] ;
+ wire \u_riscv_top.core1_dmem_addr[4] ;
+ wire \u_riscv_top.core1_dmem_addr[5] ;
+ wire \u_riscv_top.core1_dmem_addr[6] ;
+ wire \u_riscv_top.core1_dmem_addr[7] ;
+ wire \u_riscv_top.core1_dmem_addr[8] ;
+ wire \u_riscv_top.core1_dmem_addr[9] ;
+ wire \u_riscv_top.core1_dmem_cmd ;
+ wire \u_riscv_top.core1_dmem_rdata[0] ;
+ wire \u_riscv_top.core1_dmem_rdata[10] ;
+ wire \u_riscv_top.core1_dmem_rdata[11] ;
+ wire \u_riscv_top.core1_dmem_rdata[12] ;
+ wire \u_riscv_top.core1_dmem_rdata[13] ;
+ wire \u_riscv_top.core1_dmem_rdata[14] ;
+ wire \u_riscv_top.core1_dmem_rdata[15] ;
+ wire \u_riscv_top.core1_dmem_rdata[16] ;
+ wire \u_riscv_top.core1_dmem_rdata[17] ;
+ wire \u_riscv_top.core1_dmem_rdata[18] ;
+ wire \u_riscv_top.core1_dmem_rdata[19] ;
+ wire \u_riscv_top.core1_dmem_rdata[1] ;
+ wire \u_riscv_top.core1_dmem_rdata[20] ;
+ wire \u_riscv_top.core1_dmem_rdata[21] ;
+ wire \u_riscv_top.core1_dmem_rdata[22] ;
+ wire \u_riscv_top.core1_dmem_rdata[23] ;
+ wire \u_riscv_top.core1_dmem_rdata[24] ;
+ wire \u_riscv_top.core1_dmem_rdata[25] ;
+ wire \u_riscv_top.core1_dmem_rdata[26] ;
+ wire \u_riscv_top.core1_dmem_rdata[27] ;
+ wire \u_riscv_top.core1_dmem_rdata[28] ;
+ wire \u_riscv_top.core1_dmem_rdata[29] ;
+ wire \u_riscv_top.core1_dmem_rdata[2] ;
+ wire \u_riscv_top.core1_dmem_rdata[30] ;
+ wire \u_riscv_top.core1_dmem_rdata[31] ;
+ wire \u_riscv_top.core1_dmem_rdata[3] ;
+ wire \u_riscv_top.core1_dmem_rdata[4] ;
+ wire \u_riscv_top.core1_dmem_rdata[5] ;
+ wire \u_riscv_top.core1_dmem_rdata[6] ;
+ wire \u_riscv_top.core1_dmem_rdata[7] ;
+ wire \u_riscv_top.core1_dmem_rdata[8] ;
+ wire \u_riscv_top.core1_dmem_rdata[9] ;
+ wire \u_riscv_top.core1_dmem_req ;
+ wire \u_riscv_top.core1_dmem_req_ack ;
+ wire \u_riscv_top.core1_dmem_resp[0] ;
+ wire \u_riscv_top.core1_dmem_resp[1] ;
+ wire \u_riscv_top.core1_dmem_wdata[0] ;
+ wire \u_riscv_top.core1_dmem_wdata[10] ;
+ wire \u_riscv_top.core1_dmem_wdata[11] ;
+ wire \u_riscv_top.core1_dmem_wdata[12] ;
+ wire \u_riscv_top.core1_dmem_wdata[13] ;
+ wire \u_riscv_top.core1_dmem_wdata[14] ;
+ wire \u_riscv_top.core1_dmem_wdata[15] ;
+ wire \u_riscv_top.core1_dmem_wdata[16] ;
+ wire \u_riscv_top.core1_dmem_wdata[17] ;
+ wire \u_riscv_top.core1_dmem_wdata[18] ;
+ wire \u_riscv_top.core1_dmem_wdata[19] ;
+ wire \u_riscv_top.core1_dmem_wdata[1] ;
+ wire \u_riscv_top.core1_dmem_wdata[20] ;
+ wire \u_riscv_top.core1_dmem_wdata[21] ;
+ wire \u_riscv_top.core1_dmem_wdata[22] ;
+ wire \u_riscv_top.core1_dmem_wdata[23] ;
+ wire \u_riscv_top.core1_dmem_wdata[24] ;
+ wire \u_riscv_top.core1_dmem_wdata[25] ;
+ wire \u_riscv_top.core1_dmem_wdata[26] ;
+ wire \u_riscv_top.core1_dmem_wdata[27] ;
+ wire \u_riscv_top.core1_dmem_wdata[28] ;
+ wire \u_riscv_top.core1_dmem_wdata[29] ;
+ wire \u_riscv_top.core1_dmem_wdata[2] ;
+ wire \u_riscv_top.core1_dmem_wdata[30] ;
+ wire \u_riscv_top.core1_dmem_wdata[31] ;
+ wire \u_riscv_top.core1_dmem_wdata[3] ;
+ wire \u_riscv_top.core1_dmem_wdata[4] ;
+ wire \u_riscv_top.core1_dmem_wdata[5] ;
+ wire \u_riscv_top.core1_dmem_wdata[6] ;
+ wire \u_riscv_top.core1_dmem_wdata[7] ;
+ wire \u_riscv_top.core1_dmem_wdata[8] ;
+ wire \u_riscv_top.core1_dmem_wdata[9] ;
+ wire \u_riscv_top.core1_dmem_width[0] ;
+ wire \u_riscv_top.core1_dmem_width[1] ;
+ wire \u_riscv_top.core1_imem_addr[0] ;
+ wire \u_riscv_top.core1_imem_addr[10] ;
+ wire \u_riscv_top.core1_imem_addr[11] ;
+ wire \u_riscv_top.core1_imem_addr[12] ;
+ wire \u_riscv_top.core1_imem_addr[13] ;
+ wire \u_riscv_top.core1_imem_addr[14] ;
+ wire \u_riscv_top.core1_imem_addr[15] ;
+ wire \u_riscv_top.core1_imem_addr[16] ;
+ wire \u_riscv_top.core1_imem_addr[17] ;
+ wire \u_riscv_top.core1_imem_addr[18] ;
+ wire \u_riscv_top.core1_imem_addr[19] ;
+ wire \u_riscv_top.core1_imem_addr[1] ;
+ wire \u_riscv_top.core1_imem_addr[20] ;
+ wire \u_riscv_top.core1_imem_addr[21] ;
+ wire \u_riscv_top.core1_imem_addr[22] ;
+ wire \u_riscv_top.core1_imem_addr[23] ;
+ wire \u_riscv_top.core1_imem_addr[24] ;
+ wire \u_riscv_top.core1_imem_addr[25] ;
+ wire \u_riscv_top.core1_imem_addr[26] ;
+ wire \u_riscv_top.core1_imem_addr[27] ;
+ wire \u_riscv_top.core1_imem_addr[28] ;
+ wire \u_riscv_top.core1_imem_addr[29] ;
+ wire \u_riscv_top.core1_imem_addr[2] ;
+ wire \u_riscv_top.core1_imem_addr[30] ;
+ wire \u_riscv_top.core1_imem_addr[31] ;
+ wire \u_riscv_top.core1_imem_addr[3] ;
+ wire \u_riscv_top.core1_imem_addr[4] ;
+ wire \u_riscv_top.core1_imem_addr[5] ;
+ wire \u_riscv_top.core1_imem_addr[6] ;
+ wire \u_riscv_top.core1_imem_addr[7] ;
+ wire \u_riscv_top.core1_imem_addr[8] ;
+ wire \u_riscv_top.core1_imem_addr[9] ;
+ wire \u_riscv_top.core1_imem_bl[0] ;
+ wire \u_riscv_top.core1_imem_bl[1] ;
+ wire \u_riscv_top.core1_imem_bl[2] ;
+ wire \u_riscv_top.core1_imem_cmd ;
+ wire \u_riscv_top.core1_imem_rdata[0] ;
+ wire \u_riscv_top.core1_imem_rdata[10] ;
+ wire \u_riscv_top.core1_imem_rdata[11] ;
+ wire \u_riscv_top.core1_imem_rdata[12] ;
+ wire \u_riscv_top.core1_imem_rdata[13] ;
+ wire \u_riscv_top.core1_imem_rdata[14] ;
+ wire \u_riscv_top.core1_imem_rdata[15] ;
+ wire \u_riscv_top.core1_imem_rdata[16] ;
+ wire \u_riscv_top.core1_imem_rdata[17] ;
+ wire \u_riscv_top.core1_imem_rdata[18] ;
+ wire \u_riscv_top.core1_imem_rdata[19] ;
+ wire \u_riscv_top.core1_imem_rdata[1] ;
+ wire \u_riscv_top.core1_imem_rdata[20] ;
+ wire \u_riscv_top.core1_imem_rdata[21] ;
+ wire \u_riscv_top.core1_imem_rdata[22] ;
+ wire \u_riscv_top.core1_imem_rdata[23] ;
+ wire \u_riscv_top.core1_imem_rdata[24] ;
+ wire \u_riscv_top.core1_imem_rdata[25] ;
+ wire \u_riscv_top.core1_imem_rdata[26] ;
+ wire \u_riscv_top.core1_imem_rdata[27] ;
+ wire \u_riscv_top.core1_imem_rdata[28] ;
+ wire \u_riscv_top.core1_imem_rdata[29] ;
+ wire \u_riscv_top.core1_imem_rdata[2] ;
+ wire \u_riscv_top.core1_imem_rdata[30] ;
+ wire \u_riscv_top.core1_imem_rdata[31] ;
+ wire \u_riscv_top.core1_imem_rdata[3] ;
+ wire \u_riscv_top.core1_imem_rdata[4] ;
+ wire \u_riscv_top.core1_imem_rdata[5] ;
+ wire \u_riscv_top.core1_imem_rdata[6] ;
+ wire \u_riscv_top.core1_imem_rdata[7] ;
+ wire \u_riscv_top.core1_imem_rdata[8] ;
+ wire \u_riscv_top.core1_imem_rdata[9] ;
+ wire \u_riscv_top.core1_imem_req ;
+ wire \u_riscv_top.core1_imem_req_ack ;
+ wire \u_riscv_top.core1_imem_resp[0] ;
+ wire \u_riscv_top.core1_imem_resp[1] ;
+ wire \u_riscv_top.core1_uid[0] ;
+ wire \u_riscv_top.core1_uid[1] ;
+ wire \u_riscv_top.core2_uid[0] ;
+ wire \u_riscv_top.core2_uid[1] ;
+ wire \u_riscv_top.core3_uid[0] ;
+ wire \u_riscv_top.core3_uid[1] ;
+ wire \u_riscv_top.core_clk ;
+ wire \u_riscv_top.core_debug_sel[0] ;
+ wire \u_riscv_top.core_debug_sel[1] ;
+ wire \u_riscv_top.cpu_core_rst_n[0] ;
+ wire \u_riscv_top.cpu_core_rst_n[1] ;
+ wire \u_riscv_top.cpu_core_rst_n_sync[0] ;
+ wire \u_riscv_top.cpu_core_rst_n_sync[1] ;
+ wire \u_riscv_top.cpu_intf_rst_n ;
+ wire \u_riscv_top.dcache_mem_addr0[0] ;
+ wire \u_riscv_top.dcache_mem_addr0[1] ;
+ wire \u_riscv_top.dcache_mem_addr0[2] ;
+ wire \u_riscv_top.dcache_mem_addr0[3] ;
+ wire \u_riscv_top.dcache_mem_addr0[4] ;
+ wire \u_riscv_top.dcache_mem_addr0[5] ;
+ wire \u_riscv_top.dcache_mem_addr0[6] ;
+ wire \u_riscv_top.dcache_mem_addr0[7] ;
+ wire \u_riscv_top.dcache_mem_addr0[8] ;
+ wire \u_riscv_top.dcache_mem_addr1[0] ;
+ wire \u_riscv_top.dcache_mem_addr1[1] ;
+ wire \u_riscv_top.dcache_mem_addr1[2] ;
+ wire \u_riscv_top.dcache_mem_addr1[3] ;
+ wire \u_riscv_top.dcache_mem_addr1[4] ;
+ wire \u_riscv_top.dcache_mem_addr1[5] ;
+ wire \u_riscv_top.dcache_mem_addr1[6] ;
+ wire \u_riscv_top.dcache_mem_addr1[7] ;
+ wire \u_riscv_top.dcache_mem_addr1[8] ;
+ wire \u_riscv_top.dcache_mem_clk0 ;
+ wire \u_riscv_top.dcache_mem_clk1 ;
+ wire \u_riscv_top.dcache_mem_csb0 ;
+ wire \u_riscv_top.dcache_mem_csb1 ;
+ wire \u_riscv_top.dcache_mem_din0[0] ;
+ wire \u_riscv_top.dcache_mem_din0[10] ;
+ wire \u_riscv_top.dcache_mem_din0[11] ;
+ wire \u_riscv_top.dcache_mem_din0[12] ;
+ wire \u_riscv_top.dcache_mem_din0[13] ;
+ wire \u_riscv_top.dcache_mem_din0[14] ;
+ wire \u_riscv_top.dcache_mem_din0[15] ;
+ wire \u_riscv_top.dcache_mem_din0[16] ;
+ wire \u_riscv_top.dcache_mem_din0[17] ;
+ wire \u_riscv_top.dcache_mem_din0[18] ;
+ wire \u_riscv_top.dcache_mem_din0[19] ;
+ wire \u_riscv_top.dcache_mem_din0[1] ;
+ wire \u_riscv_top.dcache_mem_din0[20] ;
+ wire \u_riscv_top.dcache_mem_din0[21] ;
+ wire \u_riscv_top.dcache_mem_din0[22] ;
+ wire \u_riscv_top.dcache_mem_din0[23] ;
+ wire \u_riscv_top.dcache_mem_din0[24] ;
+ wire \u_riscv_top.dcache_mem_din0[25] ;
+ wire \u_riscv_top.dcache_mem_din0[26] ;
+ wire \u_riscv_top.dcache_mem_din0[27] ;
+ wire \u_riscv_top.dcache_mem_din0[28] ;
+ wire \u_riscv_top.dcache_mem_din0[29] ;
+ wire \u_riscv_top.dcache_mem_din0[2] ;
+ wire \u_riscv_top.dcache_mem_din0[30] ;
+ wire \u_riscv_top.dcache_mem_din0[31] ;
+ wire \u_riscv_top.dcache_mem_din0[3] ;
+ wire \u_riscv_top.dcache_mem_din0[4] ;
+ wire \u_riscv_top.dcache_mem_din0[5] ;
+ wire \u_riscv_top.dcache_mem_din0[6] ;
+ wire \u_riscv_top.dcache_mem_din0[7] ;
+ wire \u_riscv_top.dcache_mem_din0[8] ;
+ wire \u_riscv_top.dcache_mem_din0[9] ;
+ wire \u_riscv_top.dcache_mem_dout0[0] ;
+ wire \u_riscv_top.dcache_mem_dout0[10] ;
+ wire \u_riscv_top.dcache_mem_dout0[11] ;
+ wire \u_riscv_top.dcache_mem_dout0[12] ;
+ wire \u_riscv_top.dcache_mem_dout0[13] ;
+ wire \u_riscv_top.dcache_mem_dout0[14] ;
+ wire \u_riscv_top.dcache_mem_dout0[15] ;
+ wire \u_riscv_top.dcache_mem_dout0[16] ;
+ wire \u_riscv_top.dcache_mem_dout0[17] ;
+ wire \u_riscv_top.dcache_mem_dout0[18] ;
+ wire \u_riscv_top.dcache_mem_dout0[19] ;
+ wire \u_riscv_top.dcache_mem_dout0[1] ;
+ wire \u_riscv_top.dcache_mem_dout0[20] ;
+ wire \u_riscv_top.dcache_mem_dout0[21] ;
+ wire \u_riscv_top.dcache_mem_dout0[22] ;
+ wire \u_riscv_top.dcache_mem_dout0[23] ;
+ wire \u_riscv_top.dcache_mem_dout0[24] ;
+ wire \u_riscv_top.dcache_mem_dout0[25] ;
+ wire \u_riscv_top.dcache_mem_dout0[26] ;
+ wire \u_riscv_top.dcache_mem_dout0[27] ;
+ wire \u_riscv_top.dcache_mem_dout0[28] ;
+ wire \u_riscv_top.dcache_mem_dout0[29] ;
+ wire \u_riscv_top.dcache_mem_dout0[2] ;
+ wire \u_riscv_top.dcache_mem_dout0[30] ;
+ wire \u_riscv_top.dcache_mem_dout0[31] ;
+ wire \u_riscv_top.dcache_mem_dout0[3] ;
+ wire \u_riscv_top.dcache_mem_dout0[4] ;
+ wire \u_riscv_top.dcache_mem_dout0[5] ;
+ wire \u_riscv_top.dcache_mem_dout0[6] ;
+ wire \u_riscv_top.dcache_mem_dout0[7] ;
+ wire \u_riscv_top.dcache_mem_dout0[8] ;
+ wire \u_riscv_top.dcache_mem_dout0[9] ;
+ wire \u_riscv_top.dcache_mem_dout1[0] ;
+ wire \u_riscv_top.dcache_mem_dout1[10] ;
+ wire \u_riscv_top.dcache_mem_dout1[11] ;
+ wire \u_riscv_top.dcache_mem_dout1[12] ;
+ wire \u_riscv_top.dcache_mem_dout1[13] ;
+ wire \u_riscv_top.dcache_mem_dout1[14] ;
+ wire \u_riscv_top.dcache_mem_dout1[15] ;
+ wire \u_riscv_top.dcache_mem_dout1[16] ;
+ wire \u_riscv_top.dcache_mem_dout1[17] ;
+ wire \u_riscv_top.dcache_mem_dout1[18] ;
+ wire \u_riscv_top.dcache_mem_dout1[19] ;
+ wire \u_riscv_top.dcache_mem_dout1[1] ;
+ wire \u_riscv_top.dcache_mem_dout1[20] ;
+ wire \u_riscv_top.dcache_mem_dout1[21] ;
+ wire \u_riscv_top.dcache_mem_dout1[22] ;
+ wire \u_riscv_top.dcache_mem_dout1[23] ;
+ wire \u_riscv_top.dcache_mem_dout1[24] ;
+ wire \u_riscv_top.dcache_mem_dout1[25] ;
+ wire \u_riscv_top.dcache_mem_dout1[26] ;
+ wire \u_riscv_top.dcache_mem_dout1[27] ;
+ wire \u_riscv_top.dcache_mem_dout1[28] ;
+ wire \u_riscv_top.dcache_mem_dout1[29] ;
+ wire \u_riscv_top.dcache_mem_dout1[2] ;
+ wire \u_riscv_top.dcache_mem_dout1[30] ;
+ wire \u_riscv_top.dcache_mem_dout1[31] ;
+ wire \u_riscv_top.dcache_mem_dout1[3] ;
+ wire \u_riscv_top.dcache_mem_dout1[4] ;
+ wire \u_riscv_top.dcache_mem_dout1[5] ;
+ wire \u_riscv_top.dcache_mem_dout1[6] ;
+ wire \u_riscv_top.dcache_mem_dout1[7] ;
+ wire \u_riscv_top.dcache_mem_dout1[8] ;
+ wire \u_riscv_top.dcache_mem_dout1[9] ;
+ wire \u_riscv_top.dcache_mem_web0 ;
+ wire \u_riscv_top.dcache_mem_wmask0[0] ;
+ wire \u_riscv_top.dcache_mem_wmask0[1] ;
+ wire \u_riscv_top.dcache_mem_wmask0[2] ;
+ wire \u_riscv_top.dcache_mem_wmask0[3] ;
+ wire \u_riscv_top.icache_mem_addr0[0] ;
+ wire \u_riscv_top.icache_mem_addr0[1] ;
+ wire \u_riscv_top.icache_mem_addr0[2] ;
+ wire \u_riscv_top.icache_mem_addr0[3] ;
+ wire \u_riscv_top.icache_mem_addr0[4] ;
+ wire \u_riscv_top.icache_mem_addr0[5] ;
+ wire \u_riscv_top.icache_mem_addr0[6] ;
+ wire \u_riscv_top.icache_mem_addr0[7] ;
+ wire \u_riscv_top.icache_mem_addr0[8] ;
+ wire \u_riscv_top.icache_mem_addr1[0] ;
+ wire \u_riscv_top.icache_mem_addr1[1] ;
+ wire \u_riscv_top.icache_mem_addr1[2] ;
+ wire \u_riscv_top.icache_mem_addr1[3] ;
+ wire \u_riscv_top.icache_mem_addr1[4] ;
+ wire \u_riscv_top.icache_mem_addr1[5] ;
+ wire \u_riscv_top.icache_mem_addr1[6] ;
+ wire \u_riscv_top.icache_mem_addr1[7] ;
+ wire \u_riscv_top.icache_mem_addr1[8] ;
+ wire \u_riscv_top.icache_mem_clk0 ;
+ wire \u_riscv_top.icache_mem_clk1 ;
+ wire \u_riscv_top.icache_mem_csb0 ;
+ wire \u_riscv_top.icache_mem_csb1 ;
+ wire \u_riscv_top.icache_mem_din0[0] ;
+ wire \u_riscv_top.icache_mem_din0[10] ;
+ wire \u_riscv_top.icache_mem_din0[11] ;
+ wire \u_riscv_top.icache_mem_din0[12] ;
+ wire \u_riscv_top.icache_mem_din0[13] ;
+ wire \u_riscv_top.icache_mem_din0[14] ;
+ wire \u_riscv_top.icache_mem_din0[15] ;
+ wire \u_riscv_top.icache_mem_din0[16] ;
+ wire \u_riscv_top.icache_mem_din0[17] ;
+ wire \u_riscv_top.icache_mem_din0[18] ;
+ wire \u_riscv_top.icache_mem_din0[19] ;
+ wire \u_riscv_top.icache_mem_din0[1] ;
+ wire \u_riscv_top.icache_mem_din0[20] ;
+ wire \u_riscv_top.icache_mem_din0[21] ;
+ wire \u_riscv_top.icache_mem_din0[22] ;
+ wire \u_riscv_top.icache_mem_din0[23] ;
+ wire \u_riscv_top.icache_mem_din0[24] ;
+ wire \u_riscv_top.icache_mem_din0[25] ;
+ wire \u_riscv_top.icache_mem_din0[26] ;
+ wire \u_riscv_top.icache_mem_din0[27] ;
+ wire \u_riscv_top.icache_mem_din0[28] ;
+ wire \u_riscv_top.icache_mem_din0[29] ;
+ wire \u_riscv_top.icache_mem_din0[2] ;
+ wire \u_riscv_top.icache_mem_din0[30] ;
+ wire \u_riscv_top.icache_mem_din0[31] ;
+ wire \u_riscv_top.icache_mem_din0[3] ;
+ wire \u_riscv_top.icache_mem_din0[4] ;
+ wire \u_riscv_top.icache_mem_din0[5] ;
+ wire \u_riscv_top.icache_mem_din0[6] ;
+ wire \u_riscv_top.icache_mem_din0[7] ;
+ wire \u_riscv_top.icache_mem_din0[8] ;
+ wire \u_riscv_top.icache_mem_din0[9] ;
+ wire \u_riscv_top.icache_mem_dout1[0] ;
+ wire \u_riscv_top.icache_mem_dout1[10] ;
+ wire \u_riscv_top.icache_mem_dout1[11] ;
+ wire \u_riscv_top.icache_mem_dout1[12] ;
+ wire \u_riscv_top.icache_mem_dout1[13] ;
+ wire \u_riscv_top.icache_mem_dout1[14] ;
+ wire \u_riscv_top.icache_mem_dout1[15] ;
+ wire \u_riscv_top.icache_mem_dout1[16] ;
+ wire \u_riscv_top.icache_mem_dout1[17] ;
+ wire \u_riscv_top.icache_mem_dout1[18] ;
+ wire \u_riscv_top.icache_mem_dout1[19] ;
+ wire \u_riscv_top.icache_mem_dout1[1] ;
+ wire \u_riscv_top.icache_mem_dout1[20] ;
+ wire \u_riscv_top.icache_mem_dout1[21] ;
+ wire \u_riscv_top.icache_mem_dout1[22] ;
+ wire \u_riscv_top.icache_mem_dout1[23] ;
+ wire \u_riscv_top.icache_mem_dout1[24] ;
+ wire \u_riscv_top.icache_mem_dout1[25] ;
+ wire \u_riscv_top.icache_mem_dout1[26] ;
+ wire \u_riscv_top.icache_mem_dout1[27] ;
+ wire \u_riscv_top.icache_mem_dout1[28] ;
+ wire \u_riscv_top.icache_mem_dout1[29] ;
+ wire \u_riscv_top.icache_mem_dout1[2] ;
+ wire \u_riscv_top.icache_mem_dout1[30] ;
+ wire \u_riscv_top.icache_mem_dout1[31] ;
+ wire \u_riscv_top.icache_mem_dout1[3] ;
+ wire \u_riscv_top.icache_mem_dout1[4] ;
+ wire \u_riscv_top.icache_mem_dout1[5] ;
+ wire \u_riscv_top.icache_mem_dout1[6] ;
+ wire \u_riscv_top.icache_mem_dout1[7] ;
+ wire \u_riscv_top.icache_mem_dout1[8] ;
+ wire \u_riscv_top.icache_mem_dout1[9] ;
+ wire \u_riscv_top.icache_mem_web0 ;
+ wire \u_riscv_top.icache_mem_wmask0[0] ;
+ wire \u_riscv_top.icache_mem_wmask0[1] ;
+ wire \u_riscv_top.icache_mem_wmask0[2] ;
+ wire \u_riscv_top.icache_mem_wmask0[3] ;
+ wire \u_riscv_top.irq_lines[0] ;
+ wire \u_riscv_top.irq_lines[10] ;
+ wire \u_riscv_top.irq_lines[11] ;
+ wire \u_riscv_top.irq_lines[12] ;
+ wire \u_riscv_top.irq_lines[13] ;
+ wire \u_riscv_top.irq_lines[14] ;
+ wire \u_riscv_top.irq_lines[15] ;
+ wire \u_riscv_top.irq_lines[1] ;
+ wire \u_riscv_top.irq_lines[2] ;
+ wire \u_riscv_top.irq_lines[3] ;
+ wire \u_riscv_top.irq_lines[4] ;
+ wire \u_riscv_top.irq_lines[5] ;
+ wire \u_riscv_top.irq_lines[6] ;
+ wire \u_riscv_top.irq_lines[7] ;
+ wire \u_riscv_top.irq_lines[8] ;
+ wire \u_riscv_top.irq_lines[9] ;
+ wire \u_riscv_top.pwrup_rst_n ;
+ wire \u_riscv_top.pwrup_rst_n_sync ;
+ wire \u_riscv_top.rst_n_sync ;
+ wire \u_riscv_top.rtc_clk ;
+ wire \u_riscv_top.soft_irq ;
+ wire \u_riscv_top.sram0_addr0[0] ;
+ wire \u_riscv_top.sram0_addr0[1] ;
+ wire \u_riscv_top.sram0_addr0[2] ;
+ wire \u_riscv_top.sram0_addr0[3] ;
+ wire \u_riscv_top.sram0_addr0[4] ;
+ wire \u_riscv_top.sram0_addr0[5] ;
+ wire \u_riscv_top.sram0_addr0[6] ;
+ wire \u_riscv_top.sram0_addr0[7] ;
+ wire \u_riscv_top.sram0_addr0[8] ;
+ wire \u_riscv_top.sram0_addr1[0] ;
+ wire \u_riscv_top.sram0_addr1[1] ;
+ wire \u_riscv_top.sram0_addr1[2] ;
+ wire \u_riscv_top.sram0_addr1[3] ;
+ wire \u_riscv_top.sram0_addr1[4] ;
+ wire \u_riscv_top.sram0_addr1[5] ;
+ wire \u_riscv_top.sram0_addr1[6] ;
+ wire \u_riscv_top.sram0_addr1[7] ;
+ wire \u_riscv_top.sram0_addr1[8] ;
+ wire \u_riscv_top.sram0_clk0 ;
+ wire \u_riscv_top.sram0_clk1 ;
+ wire \u_riscv_top.sram0_csb0 ;
+ wire \u_riscv_top.sram0_csb1 ;
+ wire \u_riscv_top.sram0_din0[0] ;
+ wire \u_riscv_top.sram0_din0[10] ;
+ wire \u_riscv_top.sram0_din0[11] ;
+ wire \u_riscv_top.sram0_din0[12] ;
+ wire \u_riscv_top.sram0_din0[13] ;
+ wire \u_riscv_top.sram0_din0[14] ;
+ wire \u_riscv_top.sram0_din0[15] ;
+ wire \u_riscv_top.sram0_din0[16] ;
+ wire \u_riscv_top.sram0_din0[17] ;
+ wire \u_riscv_top.sram0_din0[18] ;
+ wire \u_riscv_top.sram0_din0[19] ;
+ wire \u_riscv_top.sram0_din0[1] ;
+ wire \u_riscv_top.sram0_din0[20] ;
+ wire \u_riscv_top.sram0_din0[21] ;
+ wire \u_riscv_top.sram0_din0[22] ;
+ wire \u_riscv_top.sram0_din0[23] ;
+ wire \u_riscv_top.sram0_din0[24] ;
+ wire \u_riscv_top.sram0_din0[25] ;
+ wire \u_riscv_top.sram0_din0[26] ;
+ wire \u_riscv_top.sram0_din0[27] ;
+ wire \u_riscv_top.sram0_din0[28] ;
+ wire \u_riscv_top.sram0_din0[29] ;
+ wire \u_riscv_top.sram0_din0[2] ;
+ wire \u_riscv_top.sram0_din0[30] ;
+ wire \u_riscv_top.sram0_din0[31] ;
+ wire \u_riscv_top.sram0_din0[3] ;
+ wire \u_riscv_top.sram0_din0[4] ;
+ wire \u_riscv_top.sram0_din0[5] ;
+ wire \u_riscv_top.sram0_din0[6] ;
+ wire \u_riscv_top.sram0_din0[7] ;
+ wire \u_riscv_top.sram0_din0[8] ;
+ wire \u_riscv_top.sram0_din0[9] ;
+ wire \u_riscv_top.sram0_dout0[0] ;
+ wire \u_riscv_top.sram0_dout0[10] ;
+ wire \u_riscv_top.sram0_dout0[11] ;
+ wire \u_riscv_top.sram0_dout0[12] ;
+ wire \u_riscv_top.sram0_dout0[13] ;
+ wire \u_riscv_top.sram0_dout0[14] ;
+ wire \u_riscv_top.sram0_dout0[15] ;
+ wire \u_riscv_top.sram0_dout0[16] ;
+ wire \u_riscv_top.sram0_dout0[17] ;
+ wire \u_riscv_top.sram0_dout0[18] ;
+ wire \u_riscv_top.sram0_dout0[19] ;
+ wire \u_riscv_top.sram0_dout0[1] ;
+ wire \u_riscv_top.sram0_dout0[20] ;
+ wire \u_riscv_top.sram0_dout0[21] ;
+ wire \u_riscv_top.sram0_dout0[22] ;
+ wire \u_riscv_top.sram0_dout0[23] ;
+ wire \u_riscv_top.sram0_dout0[24] ;
+ wire \u_riscv_top.sram0_dout0[25] ;
+ wire \u_riscv_top.sram0_dout0[26] ;
+ wire \u_riscv_top.sram0_dout0[27] ;
+ wire \u_riscv_top.sram0_dout0[28] ;
+ wire \u_riscv_top.sram0_dout0[29] ;
+ wire \u_riscv_top.sram0_dout0[2] ;
+ wire \u_riscv_top.sram0_dout0[30] ;
+ wire \u_riscv_top.sram0_dout0[31] ;
+ wire \u_riscv_top.sram0_dout0[3] ;
+ wire \u_riscv_top.sram0_dout0[4] ;
+ wire \u_riscv_top.sram0_dout0[5] ;
+ wire \u_riscv_top.sram0_dout0[6] ;
+ wire \u_riscv_top.sram0_dout0[7] ;
+ wire \u_riscv_top.sram0_dout0[8] ;
+ wire \u_riscv_top.sram0_dout0[9] ;
+ wire \u_riscv_top.sram0_dout1[0] ;
+ wire \u_riscv_top.sram0_dout1[10] ;
+ wire \u_riscv_top.sram0_dout1[11] ;
+ wire \u_riscv_top.sram0_dout1[12] ;
+ wire \u_riscv_top.sram0_dout1[13] ;
+ wire \u_riscv_top.sram0_dout1[14] ;
+ wire \u_riscv_top.sram0_dout1[15] ;
+ wire \u_riscv_top.sram0_dout1[16] ;
+ wire \u_riscv_top.sram0_dout1[17] ;
+ wire \u_riscv_top.sram0_dout1[18] ;
+ wire \u_riscv_top.sram0_dout1[19] ;
+ wire \u_riscv_top.sram0_dout1[1] ;
+ wire \u_riscv_top.sram0_dout1[20] ;
+ wire \u_riscv_top.sram0_dout1[21] ;
+ wire \u_riscv_top.sram0_dout1[22] ;
+ wire \u_riscv_top.sram0_dout1[23] ;
+ wire \u_riscv_top.sram0_dout1[24] ;
+ wire \u_riscv_top.sram0_dout1[25] ;
+ wire \u_riscv_top.sram0_dout1[26] ;
+ wire \u_riscv_top.sram0_dout1[27] ;
+ wire \u_riscv_top.sram0_dout1[28] ;
+ wire \u_riscv_top.sram0_dout1[29] ;
+ wire \u_riscv_top.sram0_dout1[2] ;
+ wire \u_riscv_top.sram0_dout1[30] ;
+ wire \u_riscv_top.sram0_dout1[31] ;
+ wire \u_riscv_top.sram0_dout1[3] ;
+ wire \u_riscv_top.sram0_dout1[4] ;
+ wire \u_riscv_top.sram0_dout1[5] ;
+ wire \u_riscv_top.sram0_dout1[6] ;
+ wire \u_riscv_top.sram0_dout1[7] ;
+ wire \u_riscv_top.sram0_dout1[8] ;
+ wire \u_riscv_top.sram0_dout1[9] ;
+ wire \u_riscv_top.sram0_web0 ;
+ wire \u_riscv_top.sram0_wmask0[0] ;
+ wire \u_riscv_top.sram0_wmask0[1] ;
+ wire \u_riscv_top.sram0_wmask0[2] ;
+ wire \u_riscv_top.sram0_wmask0[3] ;
+ wire \u_riscv_top.test_mode ;
+ wire \u_riscv_top.test_rst_n ;
+ wire \u_riscv_top.timer_irq ;
+ wire \u_riscv_top.timer_val[0] ;
+ wire \u_riscv_top.timer_val[10] ;
+ wire \u_riscv_top.timer_val[11] ;
+ wire \u_riscv_top.timer_val[12] ;
+ wire \u_riscv_top.timer_val[13] ;
+ wire \u_riscv_top.timer_val[14] ;
+ wire \u_riscv_top.timer_val[15] ;
+ wire \u_riscv_top.timer_val[16] ;
+ wire \u_riscv_top.timer_val[17] ;
+ wire \u_riscv_top.timer_val[18] ;
+ wire \u_riscv_top.timer_val[19] ;
+ wire \u_riscv_top.timer_val[1] ;
+ wire \u_riscv_top.timer_val[20] ;
+ wire \u_riscv_top.timer_val[21] ;
+ wire \u_riscv_top.timer_val[22] ;
+ wire \u_riscv_top.timer_val[23] ;
+ wire \u_riscv_top.timer_val[24] ;
+ wire \u_riscv_top.timer_val[25] ;
+ wire \u_riscv_top.timer_val[26] ;
+ wire \u_riscv_top.timer_val[27] ;
+ wire \u_riscv_top.timer_val[28] ;
+ wire \u_riscv_top.timer_val[29] ;
+ wire \u_riscv_top.timer_val[2] ;
+ wire \u_riscv_top.timer_val[30] ;
+ wire \u_riscv_top.timer_val[31] ;
+ wire \u_riscv_top.timer_val[32] ;
+ wire \u_riscv_top.timer_val[33] ;
+ wire \u_riscv_top.timer_val[34] ;
+ wire \u_riscv_top.timer_val[35] ;
+ wire \u_riscv_top.timer_val[36] ;
+ wire \u_riscv_top.timer_val[37] ;
+ wire \u_riscv_top.timer_val[38] ;
+ wire \u_riscv_top.timer_val[39] ;
+ wire \u_riscv_top.timer_val[3] ;
+ wire \u_riscv_top.timer_val[40] ;
+ wire \u_riscv_top.timer_val[41] ;
+ wire \u_riscv_top.timer_val[42] ;
+ wire \u_riscv_top.timer_val[43] ;
+ wire \u_riscv_top.timer_val[44] ;
+ wire \u_riscv_top.timer_val[45] ;
+ wire \u_riscv_top.timer_val[46] ;
+ wire \u_riscv_top.timer_val[47] ;
+ wire \u_riscv_top.timer_val[48] ;
+ wire \u_riscv_top.timer_val[49] ;
+ wire \u_riscv_top.timer_val[4] ;
+ wire \u_riscv_top.timer_val[50] ;
+ wire \u_riscv_top.timer_val[51] ;
+ wire \u_riscv_top.timer_val[52] ;
+ wire \u_riscv_top.timer_val[53] ;
+ wire \u_riscv_top.timer_val[54] ;
+ wire \u_riscv_top.timer_val[55] ;
+ wire \u_riscv_top.timer_val[56] ;
+ wire \u_riscv_top.timer_val[57] ;
+ wire \u_riscv_top.timer_val[58] ;
+ wire \u_riscv_top.timer_val[59] ;
+ wire \u_riscv_top.timer_val[5] ;
+ wire \u_riscv_top.timer_val[60] ;
+ wire \u_riscv_top.timer_val[61] ;
+ wire \u_riscv_top.timer_val[62] ;
+ wire \u_riscv_top.timer_val[63] ;
+ wire \u_riscv_top.timer_val[6] ;
+ wire \u_riscv_top.timer_val[7] ;
+ wire \u_riscv_top.timer_val[8] ;
+ wire \u_riscv_top.timer_val[9] ;
+ wire \u_riscv_top.wb_clk ;
+ wire \u_riscv_top.wb_dcache_ack_i ;
+ wire \u_riscv_top.wb_dcache_adr_o[0] ;
+ wire \u_riscv_top.wb_dcache_adr_o[10] ;
+ wire \u_riscv_top.wb_dcache_adr_o[11] ;
+ wire \u_riscv_top.wb_dcache_adr_o[12] ;
+ wire \u_riscv_top.wb_dcache_adr_o[13] ;
+ wire \u_riscv_top.wb_dcache_adr_o[14] ;
+ wire \u_riscv_top.wb_dcache_adr_o[15] ;
+ wire \u_riscv_top.wb_dcache_adr_o[16] ;
+ wire \u_riscv_top.wb_dcache_adr_o[17] ;
+ wire \u_riscv_top.wb_dcache_adr_o[18] ;
+ wire \u_riscv_top.wb_dcache_adr_o[19] ;
+ wire \u_riscv_top.wb_dcache_adr_o[1] ;
+ wire \u_riscv_top.wb_dcache_adr_o[20] ;
+ wire \u_riscv_top.wb_dcache_adr_o[21] ;
+ wire \u_riscv_top.wb_dcache_adr_o[22] ;
+ wire \u_riscv_top.wb_dcache_adr_o[23] ;
+ wire \u_riscv_top.wb_dcache_adr_o[24] ;
+ wire \u_riscv_top.wb_dcache_adr_o[25] ;
+ wire \u_riscv_top.wb_dcache_adr_o[26] ;
+ wire \u_riscv_top.wb_dcache_adr_o[27] ;
+ wire \u_riscv_top.wb_dcache_adr_o[28] ;
+ wire \u_riscv_top.wb_dcache_adr_o[29] ;
+ wire \u_riscv_top.wb_dcache_adr_o[2] ;
+ wire \u_riscv_top.wb_dcache_adr_o[30] ;
+ wire \u_riscv_top.wb_dcache_adr_o[31] ;
+ wire \u_riscv_top.wb_dcache_adr_o[3] ;
+ wire \u_riscv_top.wb_dcache_adr_o[4] ;
+ wire \u_riscv_top.wb_dcache_adr_o[5] ;
+ wire \u_riscv_top.wb_dcache_adr_o[6] ;
+ wire \u_riscv_top.wb_dcache_adr_o[7] ;
+ wire \u_riscv_top.wb_dcache_adr_o[8] ;
+ wire \u_riscv_top.wb_dcache_adr_o[9] ;
+ wire \u_riscv_top.wb_dcache_bl_o[0] ;
+ wire \u_riscv_top.wb_dcache_bl_o[1] ;
+ wire \u_riscv_top.wb_dcache_bl_o[2] ;
+ wire \u_riscv_top.wb_dcache_bl_o[3] ;
+ wire \u_riscv_top.wb_dcache_bl_o[4] ;
+ wire \u_riscv_top.wb_dcache_bl_o[5] ;
+ wire \u_riscv_top.wb_dcache_bl_o[6] ;
+ wire \u_riscv_top.wb_dcache_bl_o[7] ;
+ wire \u_riscv_top.wb_dcache_bl_o[8] ;
+ wire \u_riscv_top.wb_dcache_bl_o[9] ;
+ wire \u_riscv_top.wb_dcache_bry_o ;
+ wire \u_riscv_top.wb_dcache_dat_i[0] ;
+ wire \u_riscv_top.wb_dcache_dat_i[10] ;
+ wire \u_riscv_top.wb_dcache_dat_i[11] ;
+ wire \u_riscv_top.wb_dcache_dat_i[12] ;
+ wire \u_riscv_top.wb_dcache_dat_i[13] ;
+ wire \u_riscv_top.wb_dcache_dat_i[14] ;
+ wire \u_riscv_top.wb_dcache_dat_i[15] ;
+ wire \u_riscv_top.wb_dcache_dat_i[16] ;
+ wire \u_riscv_top.wb_dcache_dat_i[17] ;
+ wire \u_riscv_top.wb_dcache_dat_i[18] ;
+ wire \u_riscv_top.wb_dcache_dat_i[19] ;
+ wire \u_riscv_top.wb_dcache_dat_i[1] ;
+ wire \u_riscv_top.wb_dcache_dat_i[20] ;
+ wire \u_riscv_top.wb_dcache_dat_i[21] ;
+ wire \u_riscv_top.wb_dcache_dat_i[22] ;
+ wire \u_riscv_top.wb_dcache_dat_i[23] ;
+ wire \u_riscv_top.wb_dcache_dat_i[24] ;
+ wire \u_riscv_top.wb_dcache_dat_i[25] ;
+ wire \u_riscv_top.wb_dcache_dat_i[26] ;
+ wire \u_riscv_top.wb_dcache_dat_i[27] ;
+ wire \u_riscv_top.wb_dcache_dat_i[28] ;
+ wire \u_riscv_top.wb_dcache_dat_i[29] ;
+ wire \u_riscv_top.wb_dcache_dat_i[2] ;
+ wire \u_riscv_top.wb_dcache_dat_i[30] ;
+ wire \u_riscv_top.wb_dcache_dat_i[31] ;
+ wire \u_riscv_top.wb_dcache_dat_i[3] ;
+ wire \u_riscv_top.wb_dcache_dat_i[4] ;
+ wire \u_riscv_top.wb_dcache_dat_i[5] ;
+ wire \u_riscv_top.wb_dcache_dat_i[6] ;
+ wire \u_riscv_top.wb_dcache_dat_i[7] ;
+ wire \u_riscv_top.wb_dcache_dat_i[8] ;
+ wire \u_riscv_top.wb_dcache_dat_i[9] ;
+ wire \u_riscv_top.wb_dcache_dat_o[0] ;
+ wire \u_riscv_top.wb_dcache_dat_o[10] ;
+ wire \u_riscv_top.wb_dcache_dat_o[11] ;
+ wire \u_riscv_top.wb_dcache_dat_o[12] ;
+ wire \u_riscv_top.wb_dcache_dat_o[13] ;
+ wire \u_riscv_top.wb_dcache_dat_o[14] ;
+ wire \u_riscv_top.wb_dcache_dat_o[15] ;
+ wire \u_riscv_top.wb_dcache_dat_o[16] ;
+ wire \u_riscv_top.wb_dcache_dat_o[17] ;
+ wire \u_riscv_top.wb_dcache_dat_o[18] ;
+ wire \u_riscv_top.wb_dcache_dat_o[19] ;
+ wire \u_riscv_top.wb_dcache_dat_o[1] ;
+ wire \u_riscv_top.wb_dcache_dat_o[20] ;
+ wire \u_riscv_top.wb_dcache_dat_o[21] ;
+ wire \u_riscv_top.wb_dcache_dat_o[22] ;
+ wire \u_riscv_top.wb_dcache_dat_o[23] ;
+ wire \u_riscv_top.wb_dcache_dat_o[24] ;
+ wire \u_riscv_top.wb_dcache_dat_o[25] ;
+ wire \u_riscv_top.wb_dcache_dat_o[26] ;
+ wire \u_riscv_top.wb_dcache_dat_o[27] ;
+ wire \u_riscv_top.wb_dcache_dat_o[28] ;
+ wire \u_riscv_top.wb_dcache_dat_o[29] ;
+ wire \u_riscv_top.wb_dcache_dat_o[2] ;
+ wire \u_riscv_top.wb_dcache_dat_o[30] ;
+ wire \u_riscv_top.wb_dcache_dat_o[31] ;
+ wire \u_riscv_top.wb_dcache_dat_o[3] ;
+ wire \u_riscv_top.wb_dcache_dat_o[4] ;
+ wire \u_riscv_top.wb_dcache_dat_o[5] ;
+ wire \u_riscv_top.wb_dcache_dat_o[6] ;
+ wire \u_riscv_top.wb_dcache_dat_o[7] ;
+ wire \u_riscv_top.wb_dcache_dat_o[8] ;
+ wire \u_riscv_top.wb_dcache_dat_o[9] ;
+ wire \u_riscv_top.wb_dcache_err_i ;
+ wire \u_riscv_top.wb_dcache_lack_i ;
+ wire \u_riscv_top.wb_dcache_sel_o[0] ;
+ wire \u_riscv_top.wb_dcache_sel_o[1] ;
+ wire \u_riscv_top.wb_dcache_sel_o[2] ;
+ wire \u_riscv_top.wb_dcache_sel_o[3] ;
+ wire \u_riscv_top.wb_dcache_stb_o ;
+ wire \u_riscv_top.wb_dcache_we_o ;
+ wire \u_riscv_top.wb_icache_ack_i ;
+ wire \u_riscv_top.wb_icache_adr_o[0] ;
+ wire \u_riscv_top.wb_icache_adr_o[10] ;
+ wire \u_riscv_top.wb_icache_adr_o[11] ;
+ wire \u_riscv_top.wb_icache_adr_o[12] ;
+ wire \u_riscv_top.wb_icache_adr_o[13] ;
+ wire \u_riscv_top.wb_icache_adr_o[14] ;
+ wire \u_riscv_top.wb_icache_adr_o[15] ;
+ wire \u_riscv_top.wb_icache_adr_o[16] ;
+ wire \u_riscv_top.wb_icache_adr_o[17] ;
+ wire \u_riscv_top.wb_icache_adr_o[18] ;
+ wire \u_riscv_top.wb_icache_adr_o[19] ;
+ wire \u_riscv_top.wb_icache_adr_o[1] ;
+ wire \u_riscv_top.wb_icache_adr_o[20] ;
+ wire \u_riscv_top.wb_icache_adr_o[21] ;
+ wire \u_riscv_top.wb_icache_adr_o[22] ;
+ wire \u_riscv_top.wb_icache_adr_o[23] ;
+ wire \u_riscv_top.wb_icache_adr_o[24] ;
+ wire \u_riscv_top.wb_icache_adr_o[25] ;
+ wire \u_riscv_top.wb_icache_adr_o[26] ;
+ wire \u_riscv_top.wb_icache_adr_o[27] ;
+ wire \u_riscv_top.wb_icache_adr_o[28] ;
+ wire \u_riscv_top.wb_icache_adr_o[29] ;
+ wire \u_riscv_top.wb_icache_adr_o[2] ;
+ wire \u_riscv_top.wb_icache_adr_o[30] ;
+ wire \u_riscv_top.wb_icache_adr_o[31] ;
+ wire \u_riscv_top.wb_icache_adr_o[3] ;
+ wire \u_riscv_top.wb_icache_adr_o[4] ;
+ wire \u_riscv_top.wb_icache_adr_o[5] ;
+ wire \u_riscv_top.wb_icache_adr_o[6] ;
+ wire \u_riscv_top.wb_icache_adr_o[7] ;
+ wire \u_riscv_top.wb_icache_adr_o[8] ;
+ wire \u_riscv_top.wb_icache_adr_o[9] ;
+ wire \u_riscv_top.wb_icache_bl_o[0] ;
+ wire \u_riscv_top.wb_icache_bl_o[1] ;
+ wire \u_riscv_top.wb_icache_bl_o[2] ;
+ wire \u_riscv_top.wb_icache_bl_o[3] ;
+ wire \u_riscv_top.wb_icache_bl_o[4] ;
+ wire \u_riscv_top.wb_icache_bl_o[5] ;
+ wire \u_riscv_top.wb_icache_bl_o[6] ;
+ wire \u_riscv_top.wb_icache_bl_o[7] ;
+ wire \u_riscv_top.wb_icache_bl_o[8] ;
+ wire \u_riscv_top.wb_icache_bl_o[9] ;
+ wire \u_riscv_top.wb_icache_bry_o ;
+ wire \u_riscv_top.wb_icache_dat_i[0] ;
+ wire \u_riscv_top.wb_icache_dat_i[10] ;
+ wire \u_riscv_top.wb_icache_dat_i[11] ;
+ wire \u_riscv_top.wb_icache_dat_i[12] ;
+ wire \u_riscv_top.wb_icache_dat_i[13] ;
+ wire \u_riscv_top.wb_icache_dat_i[14] ;
+ wire \u_riscv_top.wb_icache_dat_i[15] ;
+ wire \u_riscv_top.wb_icache_dat_i[16] ;
+ wire \u_riscv_top.wb_icache_dat_i[17] ;
+ wire \u_riscv_top.wb_icache_dat_i[18] ;
+ wire \u_riscv_top.wb_icache_dat_i[19] ;
+ wire \u_riscv_top.wb_icache_dat_i[1] ;
+ wire \u_riscv_top.wb_icache_dat_i[20] ;
+ wire \u_riscv_top.wb_icache_dat_i[21] ;
+ wire \u_riscv_top.wb_icache_dat_i[22] ;
+ wire \u_riscv_top.wb_icache_dat_i[23] ;
+ wire \u_riscv_top.wb_icache_dat_i[24] ;
+ wire \u_riscv_top.wb_icache_dat_i[25] ;
+ wire \u_riscv_top.wb_icache_dat_i[26] ;
+ wire \u_riscv_top.wb_icache_dat_i[27] ;
+ wire \u_riscv_top.wb_icache_dat_i[28] ;
+ wire \u_riscv_top.wb_icache_dat_i[29] ;
+ wire \u_riscv_top.wb_icache_dat_i[2] ;
+ wire \u_riscv_top.wb_icache_dat_i[30] ;
+ wire \u_riscv_top.wb_icache_dat_i[31] ;
+ wire \u_riscv_top.wb_icache_dat_i[3] ;
+ wire \u_riscv_top.wb_icache_dat_i[4] ;
+ wire \u_riscv_top.wb_icache_dat_i[5] ;
+ wire \u_riscv_top.wb_icache_dat_i[6] ;
+ wire \u_riscv_top.wb_icache_dat_i[7] ;
+ wire \u_riscv_top.wb_icache_dat_i[8] ;
+ wire \u_riscv_top.wb_icache_dat_i[9] ;
+ wire \u_riscv_top.wb_icache_err_i ;
+ wire \u_riscv_top.wb_icache_lack_i ;
+ wire \u_riscv_top.wb_icache_sel_o[0] ;
+ wire \u_riscv_top.wb_icache_sel_o[1] ;
+ wire \u_riscv_top.wb_icache_sel_o[2] ;
+ wire \u_riscv_top.wb_icache_sel_o[3] ;
+ wire \u_riscv_top.wb_icache_stb_o ;
+ wire \u_riscv_top.wb_icache_we_o ;
+ wire \u_riscv_top.wbd_clk_int ;
+ wire \u_riscv_top.wbd_dmem_ack_i ;
+ wire \u_riscv_top.wbd_dmem_adr_o[0] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[10] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[11] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[12] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[13] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[14] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[15] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[16] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[17] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[18] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[19] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[1] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[20] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[21] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[22] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[23] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[24] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[25] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[26] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[27] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[28] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[29] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[2] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[30] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[31] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[3] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[4] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[5] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[6] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[7] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[8] ;
+ wire \u_riscv_top.wbd_dmem_adr_o[9] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[0] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[10] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[11] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[12] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[13] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[14] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[15] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[16] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[17] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[18] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[19] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[1] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[20] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[21] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[22] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[23] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[24] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[25] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[26] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[27] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[28] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[29] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[2] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[30] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[31] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[3] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[4] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[5] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[6] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[7] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[8] ;
+ wire \u_riscv_top.wbd_dmem_dat_i[9] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[0] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[10] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[11] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[12] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[13] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[14] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[15] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[16] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[17] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[18] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[19] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[1] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[20] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[21] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[22] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[23] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[24] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[25] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[26] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[27] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[28] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[29] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[2] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[30] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[31] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[3] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[4] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[5] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[6] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[7] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[8] ;
+ wire \u_riscv_top.wbd_dmem_dat_o[9] ;
+ wire \u_riscv_top.wbd_dmem_err_i ;
+ wire \u_riscv_top.wbd_dmem_sel_o[0] ;
+ wire \u_riscv_top.wbd_dmem_sel_o[1] ;
+ wire \u_riscv_top.wbd_dmem_sel_o[2] ;
+ wire \u_riscv_top.wbd_dmem_sel_o[3] ;
+ wire \u_riscv_top.wbd_dmem_stb_o ;
+ wire \u_riscv_top.wbd_dmem_we_o ;
+ wire uart_rst_n;
+ wire uart_rxd;
+ wire uart_txd;
+ wire uartm_rxd;
+ wire uartm_txd;
+ wire usb_clk;
+ wire usb_dn_i;
+ wire usb_dn_o;
+ wire usb_dp_i;
+ wire usb_dp_o;
+ wire usb_intr_o;
+ wire usb_oen;
+ wire usb_rst_n;
+ wire wbd_clk_int;
+ wire wbd_clk_pinmux_rp;
+ wire wbd_clk_pinmux_skew;
+ wire wbd_clk_qspi_rp;
+ wire wbd_clk_spi;
+ wire wbd_clk_uart_rp;
+ wire wbd_clk_uart_skew;
+ wire wbd_clk_wh;
+ wire wbd_clk_wi_skew;
+ wire wbd_glbl_ack_i;
+ wire \wbd_glbl_adr_o[0] ;
+ wire \wbd_glbl_adr_o[1] ;
+ wire \wbd_glbl_adr_o[2] ;
+ wire \wbd_glbl_adr_o[3] ;
+ wire \wbd_glbl_adr_o[4] ;
+ wire \wbd_glbl_adr_o[5] ;
+ wire \wbd_glbl_adr_o[6] ;
+ wire \wbd_glbl_adr_o[7] ;
+ wire wbd_glbl_cyc_o;
+ wire \wbd_glbl_dat_i[0] ;
+ wire \wbd_glbl_dat_i[10] ;
+ wire \wbd_glbl_dat_i[11] ;
+ wire \wbd_glbl_dat_i[12] ;
+ wire \wbd_glbl_dat_i[13] ;
+ wire \wbd_glbl_dat_i[14] ;
+ wire \wbd_glbl_dat_i[15] ;
+ wire \wbd_glbl_dat_i[16] ;
+ wire \wbd_glbl_dat_i[17] ;
+ wire \wbd_glbl_dat_i[18] ;
+ wire \wbd_glbl_dat_i[19] ;
+ wire \wbd_glbl_dat_i[1] ;
+ wire \wbd_glbl_dat_i[20] ;
+ wire \wbd_glbl_dat_i[21] ;
+ wire \wbd_glbl_dat_i[22] ;
+ wire \wbd_glbl_dat_i[23] ;
+ wire \wbd_glbl_dat_i[24] ;
+ wire \wbd_glbl_dat_i[25] ;
+ wire \wbd_glbl_dat_i[26] ;
+ wire \wbd_glbl_dat_i[27] ;
+ wire \wbd_glbl_dat_i[28] ;
+ wire \wbd_glbl_dat_i[29] ;
+ wire \wbd_glbl_dat_i[2] ;
+ wire \wbd_glbl_dat_i[30] ;
+ wire \wbd_glbl_dat_i[31] ;
+ wire \wbd_glbl_dat_i[3] ;
+ wire \wbd_glbl_dat_i[4] ;
+ wire \wbd_glbl_dat_i[5] ;
+ wire \wbd_glbl_dat_i[6] ;
+ wire \wbd_glbl_dat_i[7] ;
+ wire \wbd_glbl_dat_i[8] ;
+ wire \wbd_glbl_dat_i[9] ;
+ wire \wbd_glbl_dat_o[0] ;
+ wire \wbd_glbl_dat_o[10] ;
+ wire \wbd_glbl_dat_o[11] ;
+ wire \wbd_glbl_dat_o[12] ;
+ wire \wbd_glbl_dat_o[13] ;
+ wire \wbd_glbl_dat_o[14] ;
+ wire \wbd_glbl_dat_o[15] ;
+ wire \wbd_glbl_dat_o[16] ;
+ wire \wbd_glbl_dat_o[17] ;
+ wire \wbd_glbl_dat_o[18] ;
+ wire \wbd_glbl_dat_o[19] ;
+ wire \wbd_glbl_dat_o[1] ;
+ wire \wbd_glbl_dat_o[20] ;
+ wire \wbd_glbl_dat_o[21] ;
+ wire \wbd_glbl_dat_o[22] ;
+ wire \wbd_glbl_dat_o[23] ;
+ wire \wbd_glbl_dat_o[24] ;
+ wire \wbd_glbl_dat_o[25] ;
+ wire \wbd_glbl_dat_o[26] ;
+ wire \wbd_glbl_dat_o[27] ;
+ wire \wbd_glbl_dat_o[28] ;
+ wire \wbd_glbl_dat_o[29] ;
+ wire \wbd_glbl_dat_o[2] ;
+ wire \wbd_glbl_dat_o[30] ;
+ wire \wbd_glbl_dat_o[31] ;
+ wire \wbd_glbl_dat_o[3] ;
+ wire \wbd_glbl_dat_o[4] ;
+ wire \wbd_glbl_dat_o[5] ;
+ wire \wbd_glbl_dat_o[6] ;
+ wire \wbd_glbl_dat_o[7] ;
+ wire \wbd_glbl_dat_o[8] ;
+ wire \wbd_glbl_dat_o[9] ;
+ wire \wbd_glbl_sel_o[0] ;
+ wire \wbd_glbl_sel_o[1] ;
+ wire \wbd_glbl_sel_o[2] ;
+ wire \wbd_glbl_sel_o[3] ;
+ wire wbd_glbl_stb_o;
+ wire wbd_glbl_we_o;
+ wire wbd_int_ack_o;
+ wire \wbd_int_adr_i[0] ;
+ wire \wbd_int_adr_i[10] ;
+ wire \wbd_int_adr_i[11] ;
+ wire \wbd_int_adr_i[12] ;
+ wire \wbd_int_adr_i[13] ;
+ wire \wbd_int_adr_i[14] ;
+ wire \wbd_int_adr_i[15] ;
+ wire \wbd_int_adr_i[16] ;
+ wire \wbd_int_adr_i[17] ;
+ wire \wbd_int_adr_i[18] ;
+ wire \wbd_int_adr_i[19] ;
+ wire \wbd_int_adr_i[1] ;
+ wire \wbd_int_adr_i[20] ;
+ wire \wbd_int_adr_i[21] ;
+ wire \wbd_int_adr_i[22] ;
+ wire \wbd_int_adr_i[23] ;
+ wire \wbd_int_adr_i[24] ;
+ wire \wbd_int_adr_i[25] ;
+ wire \wbd_int_adr_i[26] ;
+ wire \wbd_int_adr_i[27] ;
+ wire \wbd_int_adr_i[28] ;
+ wire \wbd_int_adr_i[29] ;
+ wire \wbd_int_adr_i[2] ;
+ wire \wbd_int_adr_i[30] ;
+ wire \wbd_int_adr_i[31] ;
+ wire \wbd_int_adr_i[3] ;
+ wire \wbd_int_adr_i[4] ;
+ wire \wbd_int_adr_i[5] ;
+ wire \wbd_int_adr_i[6] ;
+ wire \wbd_int_adr_i[7] ;
+ wire \wbd_int_adr_i[8] ;
+ wire \wbd_int_adr_i[9] ;
+ wire wbd_int_cyc_i;
+ wire \wbd_int_dat_i[0] ;
+ wire \wbd_int_dat_i[10] ;
+ wire \wbd_int_dat_i[11] ;
+ wire \wbd_int_dat_i[12] ;
+ wire \wbd_int_dat_i[13] ;
+ wire \wbd_int_dat_i[14] ;
+ wire \wbd_int_dat_i[15] ;
+ wire \wbd_int_dat_i[16] ;
+ wire \wbd_int_dat_i[17] ;
+ wire \wbd_int_dat_i[18] ;
+ wire \wbd_int_dat_i[19] ;
+ wire \wbd_int_dat_i[1] ;
+ wire \wbd_int_dat_i[20] ;
+ wire \wbd_int_dat_i[21] ;
+ wire \wbd_int_dat_i[22] ;
+ wire \wbd_int_dat_i[23] ;
+ wire \wbd_int_dat_i[24] ;
+ wire \wbd_int_dat_i[25] ;
+ wire \wbd_int_dat_i[26] ;
+ wire \wbd_int_dat_i[27] ;
+ wire \wbd_int_dat_i[28] ;
+ wire \wbd_int_dat_i[29] ;
+ wire \wbd_int_dat_i[2] ;
+ wire \wbd_int_dat_i[30] ;
+ wire \wbd_int_dat_i[31] ;
+ wire \wbd_int_dat_i[3] ;
+ wire \wbd_int_dat_i[4] ;
+ wire \wbd_int_dat_i[5] ;
+ wire \wbd_int_dat_i[6] ;
+ wire \wbd_int_dat_i[7] ;
+ wire \wbd_int_dat_i[8] ;
+ wire \wbd_int_dat_i[9] ;
+ wire \wbd_int_dat_o[0] ;
+ wire \wbd_int_dat_o[10] ;
+ wire \wbd_int_dat_o[11] ;
+ wire \wbd_int_dat_o[12] ;
+ wire \wbd_int_dat_o[13] ;
+ wire \wbd_int_dat_o[14] ;
+ wire \wbd_int_dat_o[15] ;
+ wire \wbd_int_dat_o[16] ;
+ wire \wbd_int_dat_o[17] ;
+ wire \wbd_int_dat_o[18] ;
+ wire \wbd_int_dat_o[19] ;
+ wire \wbd_int_dat_o[1] ;
+ wire \wbd_int_dat_o[20] ;
+ wire \wbd_int_dat_o[21] ;
+ wire \wbd_int_dat_o[22] ;
+ wire \wbd_int_dat_o[23] ;
+ wire \wbd_int_dat_o[24] ;
+ wire \wbd_int_dat_o[25] ;
+ wire \wbd_int_dat_o[26] ;
+ wire \wbd_int_dat_o[27] ;
+ wire \wbd_int_dat_o[28] ;
+ wire \wbd_int_dat_o[29] ;
+ wire \wbd_int_dat_o[2] ;
+ wire \wbd_int_dat_o[30] ;
+ wire \wbd_int_dat_o[31] ;
+ wire \wbd_int_dat_o[3] ;
+ wire \wbd_int_dat_o[4] ;
+ wire \wbd_int_dat_o[5] ;
+ wire \wbd_int_dat_o[6] ;
+ wire \wbd_int_dat_o[7] ;
+ wire \wbd_int_dat_o[8] ;
+ wire \wbd_int_dat_o[9] ;
+ wire wbd_int_err_o;
+ wire \wbd_int_sel_i[0] ;
+ wire \wbd_int_sel_i[1] ;
+ wire \wbd_int_sel_i[2] ;
+ wire \wbd_int_sel_i[3] ;
+ wire wbd_int_stb_i;
+ wire wbd_int_we_i;
+ wire wbd_spim_ack_i;
+ wire \wbd_spim_adr_o[0] ;
+ wire \wbd_spim_adr_o[10] ;
+ wire \wbd_spim_adr_o[11] ;
+ wire \wbd_spim_adr_o[12] ;
+ wire \wbd_spim_adr_o[13] ;
+ wire \wbd_spim_adr_o[14] ;
+ wire \wbd_spim_adr_o[15] ;
+ wire \wbd_spim_adr_o[16] ;
+ wire \wbd_spim_adr_o[17] ;
+ wire \wbd_spim_adr_o[18] ;
+ wire \wbd_spim_adr_o[19] ;
+ wire \wbd_spim_adr_o[1] ;
+ wire \wbd_spim_adr_o[20] ;
+ wire \wbd_spim_adr_o[21] ;
+ wire \wbd_spim_adr_o[22] ;
+ wire \wbd_spim_adr_o[23] ;
+ wire \wbd_spim_adr_o[24] ;
+ wire \wbd_spim_adr_o[25] ;
+ wire \wbd_spim_adr_o[26] ;
+ wire \wbd_spim_adr_o[27] ;
+ wire \wbd_spim_adr_o[28] ;
+ wire \wbd_spim_adr_o[29] ;
+ wire \wbd_spim_adr_o[2] ;
+ wire \wbd_spim_adr_o[30] ;
+ wire \wbd_spim_adr_o[31] ;
+ wire \wbd_spim_adr_o[3] ;
+ wire \wbd_spim_adr_o[4] ;
+ wire \wbd_spim_adr_o[5] ;
+ wire \wbd_spim_adr_o[6] ;
+ wire \wbd_spim_adr_o[7] ;
+ wire \wbd_spim_adr_o[8] ;
+ wire \wbd_spim_adr_o[9] ;
+ wire \wbd_spim_bl_o[0] ;
+ wire \wbd_spim_bl_o[1] ;
+ wire \wbd_spim_bl_o[2] ;
+ wire \wbd_spim_bl_o[3] ;
+ wire \wbd_spim_bl_o[4] ;
+ wire \wbd_spim_bl_o[5] ;
+ wire \wbd_spim_bl_o[6] ;
+ wire \wbd_spim_bl_o[7] ;
+ wire \wbd_spim_bl_o[8] ;
+ wire \wbd_spim_bl_o[9] ;
+ wire wbd_spim_bry_o;
+ wire wbd_spim_cyc_o;
+ wire \wbd_spim_dat_i[0] ;
+ wire \wbd_spim_dat_i[10] ;
+ wire \wbd_spim_dat_i[11] ;
+ wire \wbd_spim_dat_i[12] ;
+ wire \wbd_spim_dat_i[13] ;
+ wire \wbd_spim_dat_i[14] ;
+ wire \wbd_spim_dat_i[15] ;
+ wire \wbd_spim_dat_i[16] ;
+ wire \wbd_spim_dat_i[17] ;
+ wire \wbd_spim_dat_i[18] ;
+ wire \wbd_spim_dat_i[19] ;
+ wire \wbd_spim_dat_i[1] ;
+ wire \wbd_spim_dat_i[20] ;
+ wire \wbd_spim_dat_i[21] ;
+ wire \wbd_spim_dat_i[22] ;
+ wire \wbd_spim_dat_i[23] ;
+ wire \wbd_spim_dat_i[24] ;
+ wire \wbd_spim_dat_i[25] ;
+ wire \wbd_spim_dat_i[26] ;
+ wire \wbd_spim_dat_i[27] ;
+ wire \wbd_spim_dat_i[28] ;
+ wire \wbd_spim_dat_i[29] ;
+ wire \wbd_spim_dat_i[2] ;
+ wire \wbd_spim_dat_i[30] ;
+ wire \wbd_spim_dat_i[31] ;
+ wire \wbd_spim_dat_i[3] ;
+ wire \wbd_spim_dat_i[4] ;
+ wire \wbd_spim_dat_i[5] ;
+ wire \wbd_spim_dat_i[6] ;
+ wire \wbd_spim_dat_i[7] ;
+ wire \wbd_spim_dat_i[8] ;
+ wire \wbd_spim_dat_i[9] ;
+ wire \wbd_spim_dat_o[0] ;
+ wire \wbd_spim_dat_o[10] ;
+ wire \wbd_spim_dat_o[11] ;
+ wire \wbd_spim_dat_o[12] ;
+ wire \wbd_spim_dat_o[13] ;
+ wire \wbd_spim_dat_o[14] ;
+ wire \wbd_spim_dat_o[15] ;
+ wire \wbd_spim_dat_o[16] ;
+ wire \wbd_spim_dat_o[17] ;
+ wire \wbd_spim_dat_o[18] ;
+ wire \wbd_spim_dat_o[19] ;
+ wire \wbd_spim_dat_o[1] ;
+ wire \wbd_spim_dat_o[20] ;
+ wire \wbd_spim_dat_o[21] ;
+ wire \wbd_spim_dat_o[22] ;
+ wire \wbd_spim_dat_o[23] ;
+ wire \wbd_spim_dat_o[24] ;
+ wire \wbd_spim_dat_o[25] ;
+ wire \wbd_spim_dat_o[26] ;
+ wire \wbd_spim_dat_o[27] ;
+ wire \wbd_spim_dat_o[28] ;
+ wire \wbd_spim_dat_o[29] ;
+ wire \wbd_spim_dat_o[2] ;
+ wire \wbd_spim_dat_o[30] ;
+ wire \wbd_spim_dat_o[31] ;
+ wire \wbd_spim_dat_o[3] ;
+ wire \wbd_spim_dat_o[4] ;
+ wire \wbd_spim_dat_o[5] ;
+ wire \wbd_spim_dat_o[6] ;
+ wire \wbd_spim_dat_o[7] ;
+ wire \wbd_spim_dat_o[8] ;
+ wire \wbd_spim_dat_o[9] ;
+ wire wbd_spim_err_i;
+ wire wbd_spim_lack_i;
+ wire \wbd_spim_sel_o[0] ;
+ wire \wbd_spim_sel_o[1] ;
+ wire \wbd_spim_sel_o[2] ;
+ wire \wbd_spim_sel_o[3] ;
+ wire wbd_spim_stb_o;
+ wire wbd_spim_we_o;
+ wire wbd_uart_ack_i;
+ wire \wbd_uart_adr_o[0] ;
+ wire \wbd_uart_adr_o[1] ;
+ wire \wbd_uart_adr_o[2] ;
+ wire \wbd_uart_adr_o[3] ;
+ wire \wbd_uart_adr_o[4] ;
+ wire \wbd_uart_adr_o[5] ;
+ wire \wbd_uart_adr_o[6] ;
+ wire \wbd_uart_adr_o[7] ;
+ wire wbd_uart_cyc_o;
+ wire \wbd_uart_dat_i[0] ;
+ wire \wbd_uart_dat_i[10] ;
+ wire \wbd_uart_dat_i[11] ;
+ wire \wbd_uart_dat_i[12] ;
+ wire \wbd_uart_dat_i[13] ;
+ wire \wbd_uart_dat_i[14] ;
+ wire \wbd_uart_dat_i[15] ;
+ wire \wbd_uart_dat_i[16] ;
+ wire \wbd_uart_dat_i[17] ;
+ wire \wbd_uart_dat_i[18] ;
+ wire \wbd_uart_dat_i[19] ;
+ wire \wbd_uart_dat_i[1] ;
+ wire \wbd_uart_dat_i[20] ;
+ wire \wbd_uart_dat_i[21] ;
+ wire \wbd_uart_dat_i[22] ;
+ wire \wbd_uart_dat_i[23] ;
+ wire \wbd_uart_dat_i[24] ;
+ wire \wbd_uart_dat_i[25] ;
+ wire \wbd_uart_dat_i[26] ;
+ wire \wbd_uart_dat_i[27] ;
+ wire \wbd_uart_dat_i[28] ;
+ wire \wbd_uart_dat_i[29] ;
+ wire \wbd_uart_dat_i[2] ;
+ wire \wbd_uart_dat_i[30] ;
+ wire \wbd_uart_dat_i[31] ;
+ wire \wbd_uart_dat_i[3] ;
+ wire \wbd_uart_dat_i[4] ;
+ wire \wbd_uart_dat_i[5] ;
+ wire \wbd_uart_dat_i[6] ;
+ wire \wbd_uart_dat_i[7] ;
+ wire \wbd_uart_dat_i[8] ;
+ wire \wbd_uart_dat_i[9] ;
+ wire \wbd_uart_dat_o[0] ;
+ wire \wbd_uart_dat_o[10] ;
+ wire \wbd_uart_dat_o[11] ;
+ wire \wbd_uart_dat_o[12] ;
+ wire \wbd_uart_dat_o[13] ;
+ wire \wbd_uart_dat_o[14] ;
+ wire \wbd_uart_dat_o[15] ;
+ wire \wbd_uart_dat_o[16] ;
+ wire \wbd_uart_dat_o[17] ;
+ wire \wbd_uart_dat_o[18] ;
+ wire \wbd_uart_dat_o[19] ;
+ wire \wbd_uart_dat_o[1] ;
+ wire \wbd_uart_dat_o[20] ;
+ wire \wbd_uart_dat_o[21] ;
+ wire \wbd_uart_dat_o[22] ;
+ wire \wbd_uart_dat_o[23] ;
+ wire \wbd_uart_dat_o[24] ;
+ wire \wbd_uart_dat_o[25] ;
+ wire \wbd_uart_dat_o[26] ;
+ wire \wbd_uart_dat_o[27] ;
+ wire \wbd_uart_dat_o[28] ;
+ wire \wbd_uart_dat_o[29] ;
+ wire \wbd_uart_dat_o[2] ;
+ wire \wbd_uart_dat_o[30] ;
+ wire \wbd_uart_dat_o[31] ;
+ wire \wbd_uart_dat_o[3] ;
+ wire \wbd_uart_dat_o[4] ;
+ wire \wbd_uart_dat_o[5] ;
+ wire \wbd_uart_dat_o[6] ;
+ wire \wbd_uart_dat_o[7] ;
+ wire \wbd_uart_dat_o[8] ;
+ wire \wbd_uart_dat_o[9] ;
+ wire \wbd_uart_sel_o[0] ;
+ wire \wbd_uart_sel_o[1] ;
+ wire \wbd_uart_sel_o[2] ;
+ wire \wbd_uart_sel_o[3] ;
+ wire wbd_uart_stb_o;
+ wire wbd_uart_we_o;
+
+ sky130_sram_2kbyte_1rw1r_32x512_8 u_dcache_2kb (.csb0(\u_riscv_top.dcache_mem_csb0 ),
+    .csb1(\u_riscv_top.dcache_mem_csb1 ),
+    .web0(\u_riscv_top.dcache_mem_web0 ),
+    .clk0(\u_riscv_top.dcache_mem_clk0 ),
+    .clk1(\u_riscv_top.dcache_mem_clk1 ),
+    .vccd1(vccd1),
+    .vssd1(vssd1),
+    .addr0({\u_riscv_top.dcache_mem_addr0[8] ,
+    \u_riscv_top.dcache_mem_addr0[7] ,
+    \u_riscv_top.dcache_mem_addr0[6] ,
+    \u_riscv_top.dcache_mem_addr0[5] ,
+    \u_riscv_top.dcache_mem_addr0[4] ,
+    \u_riscv_top.dcache_mem_addr0[3] ,
+    \u_riscv_top.dcache_mem_addr0[2] ,
+    \u_riscv_top.dcache_mem_addr0[1] ,
+    \u_riscv_top.dcache_mem_addr0[0] }),
+    .addr1({\u_riscv_top.dcache_mem_addr1[8] ,
+    \u_riscv_top.dcache_mem_addr1[7] ,
+    \u_riscv_top.dcache_mem_addr1[6] ,
+    \u_riscv_top.dcache_mem_addr1[5] ,
+    \u_riscv_top.dcache_mem_addr1[4] ,
+    \u_riscv_top.dcache_mem_addr1[3] ,
+    \u_riscv_top.dcache_mem_addr1[2] ,
+    \u_riscv_top.dcache_mem_addr1[1] ,
+    \u_riscv_top.dcache_mem_addr1[0] }),
+    .din0({\u_riscv_top.dcache_mem_din0[31] ,
+    \u_riscv_top.dcache_mem_din0[30] ,
+    \u_riscv_top.dcache_mem_din0[29] ,
+    \u_riscv_top.dcache_mem_din0[28] ,
+    \u_riscv_top.dcache_mem_din0[27] ,
+    \u_riscv_top.dcache_mem_din0[26] ,
+    \u_riscv_top.dcache_mem_din0[25] ,
+    \u_riscv_top.dcache_mem_din0[24] ,
+    \u_riscv_top.dcache_mem_din0[23] ,
+    \u_riscv_top.dcache_mem_din0[22] ,
+    \u_riscv_top.dcache_mem_din0[21] ,
+    \u_riscv_top.dcache_mem_din0[20] ,
+    \u_riscv_top.dcache_mem_din0[19] ,
+    \u_riscv_top.dcache_mem_din0[18] ,
+    \u_riscv_top.dcache_mem_din0[17] ,
+    \u_riscv_top.dcache_mem_din0[16] ,
+    \u_riscv_top.dcache_mem_din0[15] ,
+    \u_riscv_top.dcache_mem_din0[14] ,
+    \u_riscv_top.dcache_mem_din0[13] ,
+    \u_riscv_top.dcache_mem_din0[12] ,
+    \u_riscv_top.dcache_mem_din0[11] ,
+    \u_riscv_top.dcache_mem_din0[10] ,
+    \u_riscv_top.dcache_mem_din0[9] ,
+    \u_riscv_top.dcache_mem_din0[8] ,
+    \u_riscv_top.dcache_mem_din0[7] ,
+    \u_riscv_top.dcache_mem_din0[6] ,
+    \u_riscv_top.dcache_mem_din0[5] ,
+    \u_riscv_top.dcache_mem_din0[4] ,
+    \u_riscv_top.dcache_mem_din0[3] ,
+    \u_riscv_top.dcache_mem_din0[2] ,
+    \u_riscv_top.dcache_mem_din0[1] ,
+    \u_riscv_top.dcache_mem_din0[0] }),
+    .dout0({\u_riscv_top.dcache_mem_dout0[31] ,
+    \u_riscv_top.dcache_mem_dout0[30] ,
+    \u_riscv_top.dcache_mem_dout0[29] ,
+    \u_riscv_top.dcache_mem_dout0[28] ,
+    \u_riscv_top.dcache_mem_dout0[27] ,
+    \u_riscv_top.dcache_mem_dout0[26] ,
+    \u_riscv_top.dcache_mem_dout0[25] ,
+    \u_riscv_top.dcache_mem_dout0[24] ,
+    \u_riscv_top.dcache_mem_dout0[23] ,
+    \u_riscv_top.dcache_mem_dout0[22] ,
+    \u_riscv_top.dcache_mem_dout0[21] ,
+    \u_riscv_top.dcache_mem_dout0[20] ,
+    \u_riscv_top.dcache_mem_dout0[19] ,
+    \u_riscv_top.dcache_mem_dout0[18] ,
+    \u_riscv_top.dcache_mem_dout0[17] ,
+    \u_riscv_top.dcache_mem_dout0[16] ,
+    \u_riscv_top.dcache_mem_dout0[15] ,
+    \u_riscv_top.dcache_mem_dout0[14] ,
+    \u_riscv_top.dcache_mem_dout0[13] ,
+    \u_riscv_top.dcache_mem_dout0[12] ,
+    \u_riscv_top.dcache_mem_dout0[11] ,
+    \u_riscv_top.dcache_mem_dout0[10] ,
+    \u_riscv_top.dcache_mem_dout0[9] ,
+    \u_riscv_top.dcache_mem_dout0[8] ,
+    \u_riscv_top.dcache_mem_dout0[7] ,
+    \u_riscv_top.dcache_mem_dout0[6] ,
+    \u_riscv_top.dcache_mem_dout0[5] ,
+    \u_riscv_top.dcache_mem_dout0[4] ,
+    \u_riscv_top.dcache_mem_dout0[3] ,
+    \u_riscv_top.dcache_mem_dout0[2] ,
+    \u_riscv_top.dcache_mem_dout0[1] ,
+    \u_riscv_top.dcache_mem_dout0[0] }),
+    .dout1({\u_riscv_top.dcache_mem_dout1[31] ,
+    \u_riscv_top.dcache_mem_dout1[30] ,
+    \u_riscv_top.dcache_mem_dout1[29] ,
+    \u_riscv_top.dcache_mem_dout1[28] ,
+    \u_riscv_top.dcache_mem_dout1[27] ,
+    \u_riscv_top.dcache_mem_dout1[26] ,
+    \u_riscv_top.dcache_mem_dout1[25] ,
+    \u_riscv_top.dcache_mem_dout1[24] ,
+    \u_riscv_top.dcache_mem_dout1[23] ,
+    \u_riscv_top.dcache_mem_dout1[22] ,
+    \u_riscv_top.dcache_mem_dout1[21] ,
+    \u_riscv_top.dcache_mem_dout1[20] ,
+    \u_riscv_top.dcache_mem_dout1[19] ,
+    \u_riscv_top.dcache_mem_dout1[18] ,
+    \u_riscv_top.dcache_mem_dout1[17] ,
+    \u_riscv_top.dcache_mem_dout1[16] ,
+    \u_riscv_top.dcache_mem_dout1[15] ,
+    \u_riscv_top.dcache_mem_dout1[14] ,
+    \u_riscv_top.dcache_mem_dout1[13] ,
+    \u_riscv_top.dcache_mem_dout1[12] ,
+    \u_riscv_top.dcache_mem_dout1[11] ,
+    \u_riscv_top.dcache_mem_dout1[10] ,
+    \u_riscv_top.dcache_mem_dout1[9] ,
+    \u_riscv_top.dcache_mem_dout1[8] ,
+    \u_riscv_top.dcache_mem_dout1[7] ,
+    \u_riscv_top.dcache_mem_dout1[6] ,
+    \u_riscv_top.dcache_mem_dout1[5] ,
+    \u_riscv_top.dcache_mem_dout1[4] ,
+    \u_riscv_top.dcache_mem_dout1[3] ,
+    \u_riscv_top.dcache_mem_dout1[2] ,
+    \u_riscv_top.dcache_mem_dout1[1] ,
+    \u_riscv_top.dcache_mem_dout1[0] }),
+    .wmask0({\u_riscv_top.dcache_mem_wmask0[3] ,
+    \u_riscv_top.dcache_mem_wmask0[2] ,
+    \u_riscv_top.dcache_mem_wmask0[1] ,
+    \u_riscv_top.dcache_mem_wmask0[0] }));
+ sky130_sram_2kbyte_1rw1r_32x512_8 u_icache_2kb (.csb0(\u_riscv_top.icache_mem_csb0 ),
+    .csb1(\u_riscv_top.icache_mem_csb1 ),
+    .web0(\u_riscv_top.icache_mem_web0 ),
+    .clk0(\u_riscv_top.icache_mem_clk0 ),
+    .clk1(\u_riscv_top.icache_mem_clk1 ),
+    .vccd1(vccd1),
+    .vssd1(vssd1),
+    .addr0({\u_riscv_top.icache_mem_addr0[8] ,
+    \u_riscv_top.icache_mem_addr0[7] ,
+    \u_riscv_top.icache_mem_addr0[6] ,
+    \u_riscv_top.icache_mem_addr0[5] ,
+    \u_riscv_top.icache_mem_addr0[4] ,
+    \u_riscv_top.icache_mem_addr0[3] ,
+    \u_riscv_top.icache_mem_addr0[2] ,
+    \u_riscv_top.icache_mem_addr0[1] ,
+    \u_riscv_top.icache_mem_addr0[0] }),
+    .addr1({\u_riscv_top.icache_mem_addr1[8] ,
+    \u_riscv_top.icache_mem_addr1[7] ,
+    \u_riscv_top.icache_mem_addr1[6] ,
+    \u_riscv_top.icache_mem_addr1[5] ,
+    \u_riscv_top.icache_mem_addr1[4] ,
+    \u_riscv_top.icache_mem_addr1[3] ,
+    \u_riscv_top.icache_mem_addr1[2] ,
+    \u_riscv_top.icache_mem_addr1[1] ,
+    \u_riscv_top.icache_mem_addr1[0] }),
+    .din0({\u_riscv_top.icache_mem_din0[31] ,
+    \u_riscv_top.icache_mem_din0[30] ,
+    \u_riscv_top.icache_mem_din0[29] ,
+    \u_riscv_top.icache_mem_din0[28] ,
+    \u_riscv_top.icache_mem_din0[27] ,
+    \u_riscv_top.icache_mem_din0[26] ,
+    \u_riscv_top.icache_mem_din0[25] ,
+    \u_riscv_top.icache_mem_din0[24] ,
+    \u_riscv_top.icache_mem_din0[23] ,
+    \u_riscv_top.icache_mem_din0[22] ,
+    \u_riscv_top.icache_mem_din0[21] ,
+    \u_riscv_top.icache_mem_din0[20] ,
+    \u_riscv_top.icache_mem_din0[19] ,
+    \u_riscv_top.icache_mem_din0[18] ,
+    \u_riscv_top.icache_mem_din0[17] ,
+    \u_riscv_top.icache_mem_din0[16] ,
+    \u_riscv_top.icache_mem_din0[15] ,
+    \u_riscv_top.icache_mem_din0[14] ,
+    \u_riscv_top.icache_mem_din0[13] ,
+    \u_riscv_top.icache_mem_din0[12] ,
+    \u_riscv_top.icache_mem_din0[11] ,
+    \u_riscv_top.icache_mem_din0[10] ,
+    \u_riscv_top.icache_mem_din0[9] ,
+    \u_riscv_top.icache_mem_din0[8] ,
+    \u_riscv_top.icache_mem_din0[7] ,
+    \u_riscv_top.icache_mem_din0[6] ,
+    \u_riscv_top.icache_mem_din0[5] ,
+    \u_riscv_top.icache_mem_din0[4] ,
+    \u_riscv_top.icache_mem_din0[3] ,
+    \u_riscv_top.icache_mem_din0[2] ,
+    \u_riscv_top.icache_mem_din0[1] ,
+    \u_riscv_top.icache_mem_din0[0] }),
+    .dout0({_NC1,
+    _NC2,
+    _NC3,
+    _NC4,
+    _NC5,
+    _NC6,
+    _NC7,
+    _NC8,
+    _NC9,
+    _NC10,
+    _NC11,
+    _NC12,
+    _NC13,
+    _NC14,
+    _NC15,
+    _NC16,
+    _NC17,
+    _NC18,
+    _NC19,
+    _NC20,
+    _NC21,
+    _NC22,
+    _NC23,
+    _NC24,
+    _NC25,
+    _NC26,
+    _NC27,
+    _NC28,
+    _NC29,
+    _NC30,
+    _NC31,
+    _NC32}),
+    .dout1({\u_riscv_top.icache_mem_dout1[31] ,
+    \u_riscv_top.icache_mem_dout1[30] ,
+    \u_riscv_top.icache_mem_dout1[29] ,
+    \u_riscv_top.icache_mem_dout1[28] ,
+    \u_riscv_top.icache_mem_dout1[27] ,
+    \u_riscv_top.icache_mem_dout1[26] ,
+    \u_riscv_top.icache_mem_dout1[25] ,
+    \u_riscv_top.icache_mem_dout1[24] ,
+    \u_riscv_top.icache_mem_dout1[23] ,
+    \u_riscv_top.icache_mem_dout1[22] ,
+    \u_riscv_top.icache_mem_dout1[21] ,
+    \u_riscv_top.icache_mem_dout1[20] ,
+    \u_riscv_top.icache_mem_dout1[19] ,
+    \u_riscv_top.icache_mem_dout1[18] ,
+    \u_riscv_top.icache_mem_dout1[17] ,
+    \u_riscv_top.icache_mem_dout1[16] ,
+    \u_riscv_top.icache_mem_dout1[15] ,
+    \u_riscv_top.icache_mem_dout1[14] ,
+    \u_riscv_top.icache_mem_dout1[13] ,
+    \u_riscv_top.icache_mem_dout1[12] ,
+    \u_riscv_top.icache_mem_dout1[11] ,
+    \u_riscv_top.icache_mem_dout1[10] ,
+    \u_riscv_top.icache_mem_dout1[9] ,
+    \u_riscv_top.icache_mem_dout1[8] ,
+    \u_riscv_top.icache_mem_dout1[7] ,
+    \u_riscv_top.icache_mem_dout1[6] ,
+    \u_riscv_top.icache_mem_dout1[5] ,
+    \u_riscv_top.icache_mem_dout1[4] ,
+    \u_riscv_top.icache_mem_dout1[3] ,
+    \u_riscv_top.icache_mem_dout1[2] ,
+    \u_riscv_top.icache_mem_dout1[1] ,
+    \u_riscv_top.icache_mem_dout1[0] }),
+    .wmask0({\u_riscv_top.icache_mem_wmask0[3] ,
+    \u_riscv_top.icache_mem_wmask0[2] ,
+    \u_riscv_top.icache_mem_wmask0[1] ,
+    \u_riscv_top.icache_mem_wmask0[0] }));
+ wb_interconnect u_intercon (.clk_i(wbd_clk_wi_skew),
+    .m0_wbd_ack_o(wbd_int_ack_o),
+    .m0_wbd_cyc_i(wbd_int_cyc_i),
+    .m0_wbd_err_o(wbd_int_err_o),
+    .m0_wbd_stb_i(wbd_int_stb_i),
+    .m0_wbd_we_i(wbd_int_we_i),
+    .m1_wbd_ack_o(\u_riscv_top.wbd_dmem_ack_i ),
+    .m1_wbd_cyc_i(\u_riscv_top.wbd_dmem_stb_o ),
+    .m1_wbd_err_o(\u_riscv_top.wbd_dmem_err_i ),
+    .m1_wbd_stb_i(\u_riscv_top.wbd_dmem_stb_o ),
+    .m1_wbd_we_i(\u_riscv_top.wbd_dmem_we_o ),
+    .m2_wbd_ack_o(\u_riscv_top.wb_dcache_ack_i ),
+    .m2_wbd_bry_i(\u_riscv_top.wb_dcache_bry_o ),
+    .m2_wbd_cyc_i(\u_riscv_top.wb_dcache_stb_o ),
+    .m2_wbd_err_o(\u_riscv_top.wb_dcache_err_i ),
+    .m2_wbd_lack_o(\u_riscv_top.wb_dcache_lack_i ),
+    .m2_wbd_stb_i(\u_riscv_top.wb_dcache_stb_o ),
+    .m2_wbd_we_i(\u_riscv_top.wb_dcache_we_o ),
+    .m3_wbd_ack_o(\u_riscv_top.wb_icache_ack_i ),
+    .m3_wbd_bry_i(\u_riscv_top.wb_icache_bry_o ),
+    .m3_wbd_cyc_i(\u_riscv_top.wb_icache_stb_o ),
+    .m3_wbd_err_o(\u_riscv_top.wb_icache_err_i ),
+    .m3_wbd_lack_o(\u_riscv_top.wb_icache_lack_i ),
+    .m3_wbd_stb_i(\u_riscv_top.wb_icache_stb_o ),
+    .m3_wbd_we_i(\u_riscv_top.wb_icache_we_o ),
+    .rst_n(\u_riscv_top.pwrup_rst_n ),
+    .s0_wbd_ack_i(wbd_spim_ack_i),
+    .s0_wbd_bry_o(wbd_spim_bry_o),
+    .s0_wbd_cyc_o(wbd_spim_cyc_o),
+    .s0_wbd_lack_i(wbd_spim_lack_i),
+    .s0_wbd_stb_o(wbd_spim_stb_o),
+    .s0_wbd_we_o(wbd_spim_we_o),
+    .s1_wbd_ack_i(wbd_uart_ack_i),
+    .s1_wbd_cyc_o(wbd_uart_cyc_o),
+    .s1_wbd_stb_o(wbd_uart_stb_o),
+    .s1_wbd_we_o(wbd_uart_we_o),
+    .s2_wbd_ack_i(wbd_glbl_ack_i),
+    .s2_wbd_cyc_o(wbd_glbl_cyc_o),
+    .s2_wbd_stb_o(wbd_glbl_stb_o),
+    .s2_wbd_we_o(wbd_glbl_we_o),
+    .vccd1(vccd1),
+    .vssd1(vssd1),
+    .wbd_clk_int(wbd_clk_int),
+    .wbd_clk_wi(wbd_clk_wi_skew),
+    .cfg_cska_wi({\cfg_clk_ctrl1[3] ,
+    \cfg_clk_ctrl1[2] ,
+    \cfg_clk_ctrl1[1] ,
+    \cfg_clk_ctrl1[0] }),
+    .ch_clk_in({wbd_clk_int,
+    wbd_clk_int,
+    wbd_clk_int,
+    wbd_clk_int}),
+    .ch_clk_out({wbd_clk_pinmux_rp,
+    wbd_clk_uart_rp,
+    wbd_clk_qspi_rp,
+    \u_riscv_top.wbd_clk_int }),
+    .ch_data_in({soft_irq,
+    \irq_lines[15] ,
+    \irq_lines[14] ,
+    \irq_lines[13] ,
+    \irq_lines[12] ,
+    \irq_lines[11] ,
+    \irq_lines[10] ,
+    \irq_lines[9] ,
+    \irq_lines[8] ,
+    \irq_lines[7] ,
+    \irq_lines[6] ,
+    \irq_lines[5] ,
+    \irq_lines[4] ,
+    \irq_lines[3] ,
+    \irq_lines[2] ,
+    \irq_lines[1] ,
+    \irq_lines[0] ,
+    \cfg_clk_ctrl1[27] ,
+    \cfg_clk_ctrl1[26] ,
+    \cfg_clk_ctrl1[25] ,
+    \cfg_clk_ctrl1[24] ,
+    \cfg_clk_ctrl1[23] ,
+    \cfg_clk_ctrl1[22] ,
+    \cfg_clk_ctrl1[21] ,
+    \cfg_clk_ctrl1[20] ,
+    \cfg_clk_ctrl1[19] ,
+    \cfg_clk_ctrl1[18] ,
+    \cfg_clk_ctrl1[17] ,
+    \cfg_clk_ctrl1[16] ,
+    \cfg_clk_ctrl1[15] ,
+    \cfg_clk_ctrl1[14] ,
+    \cfg_clk_ctrl1[13] ,
+    \cfg_clk_ctrl1[12] ,
+    \cfg_clk_ctrl1[11] ,
+    \cfg_clk_ctrl1[10] ,
+    \cfg_clk_ctrl1[9] ,
+    \cfg_clk_ctrl1[8] }),
+    .ch_data_out({\u_riscv_top.soft_irq ,
+    \u_riscv_top.irq_lines[15] ,
+    \u_riscv_top.irq_lines[14] ,
+    \u_riscv_top.irq_lines[13] ,
+    \u_riscv_top.irq_lines[12] ,
+    \u_riscv_top.irq_lines[11] ,
+    \u_riscv_top.irq_lines[10] ,
+    \u_riscv_top.irq_lines[9] ,
+    \u_riscv_top.irq_lines[8] ,
+    \u_riscv_top.irq_lines[7] ,
+    \u_riscv_top.irq_lines[6] ,
+    \u_riscv_top.irq_lines[5] ,
+    \u_riscv_top.irq_lines[4] ,
+    \u_riscv_top.irq_lines[3] ,
+    \u_riscv_top.irq_lines[2] ,
+    \u_riscv_top.irq_lines[1] ,
+    \u_riscv_top.irq_lines[0] ,
+    \cfg_cska_qspi_co_rp[3] ,
+    \cfg_cska_qspi_co_rp[2] ,
+    \cfg_cska_qspi_co_rp[1] ,
+    \cfg_cska_qspi_co_rp[0] ,
+    \cfg_cska_pinmux_rp[3] ,
+    \cfg_cska_pinmux_rp[2] ,
+    \cfg_cska_pinmux_rp[1] ,
+    \cfg_cska_pinmux_rp[0] ,
+    \cfg_cska_uart_rp[3] ,
+    \cfg_cska_uart_rp[2] ,
+    \cfg_cska_uart_rp[1] ,
+    \cfg_cska_uart_rp[0] ,
+    \cfg_cska_qspi_rp[3] ,
+    \cfg_cska_qspi_rp[2] ,
+    \cfg_cska_qspi_rp[1] ,
+    \cfg_cska_qspi_rp[0] ,
+    \u_riscv_top.cfg_cska_riscv[3] ,
+    \u_riscv_top.cfg_cska_riscv[2] ,
+    \u_riscv_top.cfg_cska_riscv[1] ,
+    \u_riscv_top.cfg_cska_riscv[0] }),
+    .m0_wbd_adr_i({\wbd_int_adr_i[31] ,
+    \wbd_int_adr_i[30] ,
+    \wbd_int_adr_i[29] ,
+    \wbd_int_adr_i[28] ,
+    \wbd_int_adr_i[27] ,
+    \wbd_int_adr_i[26] ,
+    \wbd_int_adr_i[25] ,
+    \wbd_int_adr_i[24] ,
+    \wbd_int_adr_i[23] ,
+    \wbd_int_adr_i[22] ,
+    \wbd_int_adr_i[21] ,
+    \wbd_int_adr_i[20] ,
+    \wbd_int_adr_i[19] ,
+    \wbd_int_adr_i[18] ,
+    \wbd_int_adr_i[17] ,
+    \wbd_int_adr_i[16] ,
+    \wbd_int_adr_i[15] ,
+    \wbd_int_adr_i[14] ,
+    \wbd_int_adr_i[13] ,
+    \wbd_int_adr_i[12] ,
+    \wbd_int_adr_i[11] ,
+    \wbd_int_adr_i[10] ,
+    \wbd_int_adr_i[9] ,
+    \wbd_int_adr_i[8] ,
+    \wbd_int_adr_i[7] ,
+    \wbd_int_adr_i[6] ,
+    \wbd_int_adr_i[5] ,
+    \wbd_int_adr_i[4] ,
+    \wbd_int_adr_i[3] ,
+    \wbd_int_adr_i[2] ,
+    \wbd_int_adr_i[1] ,
+    \wbd_int_adr_i[0] }),
+    .m0_wbd_dat_i({\wbd_int_dat_i[31] ,
+    \wbd_int_dat_i[30] ,
+    \wbd_int_dat_i[29] ,
+    \wbd_int_dat_i[28] ,
+    \wbd_int_dat_i[27] ,
+    \wbd_int_dat_i[26] ,
+    \wbd_int_dat_i[25] ,
+    \wbd_int_dat_i[24] ,
+    \wbd_int_dat_i[23] ,
+    \wbd_int_dat_i[22] ,
+    \wbd_int_dat_i[21] ,
+    \wbd_int_dat_i[20] ,
+    \wbd_int_dat_i[19] ,
+    \wbd_int_dat_i[18] ,
+    \wbd_int_dat_i[17] ,
+    \wbd_int_dat_i[16] ,
+    \wbd_int_dat_i[15] ,
+    \wbd_int_dat_i[14] ,
+    \wbd_int_dat_i[13] ,
+    \wbd_int_dat_i[12] ,
+    \wbd_int_dat_i[11] ,
+    \wbd_int_dat_i[10] ,
+    \wbd_int_dat_i[9] ,
+    \wbd_int_dat_i[8] ,
+    \wbd_int_dat_i[7] ,
+    \wbd_int_dat_i[6] ,
+    \wbd_int_dat_i[5] ,
+    \wbd_int_dat_i[4] ,
+    \wbd_int_dat_i[3] ,
+    \wbd_int_dat_i[2] ,
+    \wbd_int_dat_i[1] ,
+    \wbd_int_dat_i[0] }),
+    .m0_wbd_dat_o({\wbd_int_dat_o[31] ,
+    \wbd_int_dat_o[30] ,
+    \wbd_int_dat_o[29] ,
+    \wbd_int_dat_o[28] ,
+    \wbd_int_dat_o[27] ,
+    \wbd_int_dat_o[26] ,
+    \wbd_int_dat_o[25] ,
+    \wbd_int_dat_o[24] ,
+    \wbd_int_dat_o[23] ,
+    \wbd_int_dat_o[22] ,
+    \wbd_int_dat_o[21] ,
+    \wbd_int_dat_o[20] ,
+    \wbd_int_dat_o[19] ,
+    \wbd_int_dat_o[18] ,
+    \wbd_int_dat_o[17] ,
+    \wbd_int_dat_o[16] ,
+    \wbd_int_dat_o[15] ,
+    \wbd_int_dat_o[14] ,
+    \wbd_int_dat_o[13] ,
+    \wbd_int_dat_o[12] ,
+    \wbd_int_dat_o[11] ,
+    \wbd_int_dat_o[10] ,
+    \wbd_int_dat_o[9] ,
+    \wbd_int_dat_o[8] ,
+    \wbd_int_dat_o[7] ,
+    \wbd_int_dat_o[6] ,
+    \wbd_int_dat_o[5] ,
+    \wbd_int_dat_o[4] ,
+    \wbd_int_dat_o[3] ,
+    \wbd_int_dat_o[2] ,
+    \wbd_int_dat_o[1] ,
+    \wbd_int_dat_o[0] }),
+    .m0_wbd_sel_i({\wbd_int_sel_i[3] ,
+    \wbd_int_sel_i[2] ,
+    \wbd_int_sel_i[1] ,
+    \wbd_int_sel_i[0] }),
+    .m1_wbd_adr_i({\u_riscv_top.wbd_dmem_adr_o[31] ,
+    \u_riscv_top.wbd_dmem_adr_o[30] ,
+    \u_riscv_top.wbd_dmem_adr_o[29] ,
+    \u_riscv_top.wbd_dmem_adr_o[28] ,
+    \u_riscv_top.wbd_dmem_adr_o[27] ,
+    \u_riscv_top.wbd_dmem_adr_o[26] ,
+    \u_riscv_top.wbd_dmem_adr_o[25] ,
+    \u_riscv_top.wbd_dmem_adr_o[24] ,
+    \u_riscv_top.wbd_dmem_adr_o[23] ,
+    \u_riscv_top.wbd_dmem_adr_o[22] ,
+    \u_riscv_top.wbd_dmem_adr_o[21] ,
+    \u_riscv_top.wbd_dmem_adr_o[20] ,
+    \u_riscv_top.wbd_dmem_adr_o[19] ,
+    \u_riscv_top.wbd_dmem_adr_o[18] ,
+    \u_riscv_top.wbd_dmem_adr_o[17] ,
+    \u_riscv_top.wbd_dmem_adr_o[16] ,
+    \u_riscv_top.wbd_dmem_adr_o[15] ,
+    \u_riscv_top.wbd_dmem_adr_o[14] ,
+    \u_riscv_top.wbd_dmem_adr_o[13] ,
+    \u_riscv_top.wbd_dmem_adr_o[12] ,
+    \u_riscv_top.wbd_dmem_adr_o[11] ,
+    \u_riscv_top.wbd_dmem_adr_o[10] ,
+    \u_riscv_top.wbd_dmem_adr_o[9] ,
+    \u_riscv_top.wbd_dmem_adr_o[8] ,
+    \u_riscv_top.wbd_dmem_adr_o[7] ,
+    \u_riscv_top.wbd_dmem_adr_o[6] ,
+    \u_riscv_top.wbd_dmem_adr_o[5] ,
+    \u_riscv_top.wbd_dmem_adr_o[4] ,
+    \u_riscv_top.wbd_dmem_adr_o[3] ,
+    \u_riscv_top.wbd_dmem_adr_o[2] ,
+    \u_riscv_top.wbd_dmem_adr_o[1] ,
+    \u_riscv_top.wbd_dmem_adr_o[0] }),
+    .m1_wbd_dat_i({\u_riscv_top.wbd_dmem_dat_o[31] ,
+    \u_riscv_top.wbd_dmem_dat_o[30] ,
+    \u_riscv_top.wbd_dmem_dat_o[29] ,
+    \u_riscv_top.wbd_dmem_dat_o[28] ,
+    \u_riscv_top.wbd_dmem_dat_o[27] ,
+    \u_riscv_top.wbd_dmem_dat_o[26] ,
+    \u_riscv_top.wbd_dmem_dat_o[25] ,
+    \u_riscv_top.wbd_dmem_dat_o[24] ,
+    \u_riscv_top.wbd_dmem_dat_o[23] ,
+    \u_riscv_top.wbd_dmem_dat_o[22] ,
+    \u_riscv_top.wbd_dmem_dat_o[21] ,
+    \u_riscv_top.wbd_dmem_dat_o[20] ,
+    \u_riscv_top.wbd_dmem_dat_o[19] ,
+    \u_riscv_top.wbd_dmem_dat_o[18] ,
+    \u_riscv_top.wbd_dmem_dat_o[17] ,
+    \u_riscv_top.wbd_dmem_dat_o[16] ,
+    \u_riscv_top.wbd_dmem_dat_o[15] ,
+    \u_riscv_top.wbd_dmem_dat_o[14] ,
+    \u_riscv_top.wbd_dmem_dat_o[13] ,
+    \u_riscv_top.wbd_dmem_dat_o[12] ,
+    \u_riscv_top.wbd_dmem_dat_o[11] ,
+    \u_riscv_top.wbd_dmem_dat_o[10] ,
+    \u_riscv_top.wbd_dmem_dat_o[9] ,
+    \u_riscv_top.wbd_dmem_dat_o[8] ,
+    \u_riscv_top.wbd_dmem_dat_o[7] ,
+    \u_riscv_top.wbd_dmem_dat_o[6] ,
+    \u_riscv_top.wbd_dmem_dat_o[5] ,
+    \u_riscv_top.wbd_dmem_dat_o[4] ,
+    \u_riscv_top.wbd_dmem_dat_o[3] ,
+    \u_riscv_top.wbd_dmem_dat_o[2] ,
+    \u_riscv_top.wbd_dmem_dat_o[1] ,
+    \u_riscv_top.wbd_dmem_dat_o[0] }),
+    .m1_wbd_dat_o({\u_riscv_top.wbd_dmem_dat_i[31] ,
+    \u_riscv_top.wbd_dmem_dat_i[30] ,
+    \u_riscv_top.wbd_dmem_dat_i[29] ,
+    \u_riscv_top.wbd_dmem_dat_i[28] ,
+    \u_riscv_top.wbd_dmem_dat_i[27] ,
+    \u_riscv_top.wbd_dmem_dat_i[26] ,
+    \u_riscv_top.wbd_dmem_dat_i[25] ,
+    \u_riscv_top.wbd_dmem_dat_i[24] ,
+    \u_riscv_top.wbd_dmem_dat_i[23] ,
+    \u_riscv_top.wbd_dmem_dat_i[22] ,
+    \u_riscv_top.wbd_dmem_dat_i[21] ,
+    \u_riscv_top.wbd_dmem_dat_i[20] ,
+    \u_riscv_top.wbd_dmem_dat_i[19] ,
+    \u_riscv_top.wbd_dmem_dat_i[18] ,
+    \u_riscv_top.wbd_dmem_dat_i[17] ,
+    \u_riscv_top.wbd_dmem_dat_i[16] ,
+    \u_riscv_top.wbd_dmem_dat_i[15] ,
+    \u_riscv_top.wbd_dmem_dat_i[14] ,
+    \u_riscv_top.wbd_dmem_dat_i[13] ,
+    \u_riscv_top.wbd_dmem_dat_i[12] ,
+    \u_riscv_top.wbd_dmem_dat_i[11] ,
+    \u_riscv_top.wbd_dmem_dat_i[10] ,
+    \u_riscv_top.wbd_dmem_dat_i[9] ,
+    \u_riscv_top.wbd_dmem_dat_i[8] ,
+    \u_riscv_top.wbd_dmem_dat_i[7] ,
+    \u_riscv_top.wbd_dmem_dat_i[6] ,
+    \u_riscv_top.wbd_dmem_dat_i[5] ,
+    \u_riscv_top.wbd_dmem_dat_i[4] ,
+    \u_riscv_top.wbd_dmem_dat_i[3] ,
+    \u_riscv_top.wbd_dmem_dat_i[2] ,
+    \u_riscv_top.wbd_dmem_dat_i[1] ,
+    \u_riscv_top.wbd_dmem_dat_i[0] }),
+    .m1_wbd_sel_i({\u_riscv_top.wbd_dmem_sel_o[3] ,
+    \u_riscv_top.wbd_dmem_sel_o[2] ,
+    \u_riscv_top.wbd_dmem_sel_o[1] ,
+    \u_riscv_top.wbd_dmem_sel_o[0] }),
+    .m2_wbd_adr_i({\u_riscv_top.wb_dcache_adr_o[31] ,
+    \u_riscv_top.wb_dcache_adr_o[30] ,
+    \u_riscv_top.wb_dcache_adr_o[29] ,
+    \u_riscv_top.wb_dcache_adr_o[28] ,
+    \u_riscv_top.wb_dcache_adr_o[27] ,
+    \u_riscv_top.wb_dcache_adr_o[26] ,
+    \u_riscv_top.wb_dcache_adr_o[25] ,
+    \u_riscv_top.wb_dcache_adr_o[24] ,
+    \u_riscv_top.wb_dcache_adr_o[23] ,
+    \u_riscv_top.wb_dcache_adr_o[22] ,
+    \u_riscv_top.wb_dcache_adr_o[21] ,
+    \u_riscv_top.wb_dcache_adr_o[20] ,
+    \u_riscv_top.wb_dcache_adr_o[19] ,
+    \u_riscv_top.wb_dcache_adr_o[18] ,
+    \u_riscv_top.wb_dcache_adr_o[17] ,
+    \u_riscv_top.wb_dcache_adr_o[16] ,
+    \u_riscv_top.wb_dcache_adr_o[15] ,
+    \u_riscv_top.wb_dcache_adr_o[14] ,
+    \u_riscv_top.wb_dcache_adr_o[13] ,
+    \u_riscv_top.wb_dcache_adr_o[12] ,
+    \u_riscv_top.wb_dcache_adr_o[11] ,
+    \u_riscv_top.wb_dcache_adr_o[10] ,
+    \u_riscv_top.wb_dcache_adr_o[9] ,
+    \u_riscv_top.wb_dcache_adr_o[8] ,
+    \u_riscv_top.wb_dcache_adr_o[7] ,
+    \u_riscv_top.wb_dcache_adr_o[6] ,
+    \u_riscv_top.wb_dcache_adr_o[5] ,
+    \u_riscv_top.wb_dcache_adr_o[4] ,
+    \u_riscv_top.wb_dcache_adr_o[3] ,
+    \u_riscv_top.wb_dcache_adr_o[2] ,
+    \u_riscv_top.wb_dcache_adr_o[1] ,
+    \u_riscv_top.wb_dcache_adr_o[0] }),
+    .m2_wbd_bl_i({\u_riscv_top.wb_dcache_bl_o[9] ,
+    \u_riscv_top.wb_dcache_bl_o[8] ,
+    \u_riscv_top.wb_dcache_bl_o[7] ,
+    \u_riscv_top.wb_dcache_bl_o[6] ,
+    \u_riscv_top.wb_dcache_bl_o[5] ,
+    \u_riscv_top.wb_dcache_bl_o[4] ,
+    \u_riscv_top.wb_dcache_bl_o[3] ,
+    \u_riscv_top.wb_dcache_bl_o[2] ,
+    \u_riscv_top.wb_dcache_bl_o[1] ,
+    \u_riscv_top.wb_dcache_bl_o[0] }),
+    .m2_wbd_dat_i({\u_riscv_top.wb_dcache_dat_o[31] ,
+    \u_riscv_top.wb_dcache_dat_o[30] ,
+    \u_riscv_top.wb_dcache_dat_o[29] ,
+    \u_riscv_top.wb_dcache_dat_o[28] ,
+    \u_riscv_top.wb_dcache_dat_o[27] ,
+    \u_riscv_top.wb_dcache_dat_o[26] ,
+    \u_riscv_top.wb_dcache_dat_o[25] ,
+    \u_riscv_top.wb_dcache_dat_o[24] ,
+    \u_riscv_top.wb_dcache_dat_o[23] ,
+    \u_riscv_top.wb_dcache_dat_o[22] ,
+    \u_riscv_top.wb_dcache_dat_o[21] ,
+    \u_riscv_top.wb_dcache_dat_o[20] ,
+    \u_riscv_top.wb_dcache_dat_o[19] ,
+    \u_riscv_top.wb_dcache_dat_o[18] ,
+    \u_riscv_top.wb_dcache_dat_o[17] ,
+    \u_riscv_top.wb_dcache_dat_o[16] ,
+    \u_riscv_top.wb_dcache_dat_o[15] ,
+    \u_riscv_top.wb_dcache_dat_o[14] ,
+    \u_riscv_top.wb_dcache_dat_o[13] ,
+    \u_riscv_top.wb_dcache_dat_o[12] ,
+    \u_riscv_top.wb_dcache_dat_o[11] ,
+    \u_riscv_top.wb_dcache_dat_o[10] ,
+    \u_riscv_top.wb_dcache_dat_o[9] ,
+    \u_riscv_top.wb_dcache_dat_o[8] ,
+    \u_riscv_top.wb_dcache_dat_o[7] ,
+    \u_riscv_top.wb_dcache_dat_o[6] ,
+    \u_riscv_top.wb_dcache_dat_o[5] ,
+    \u_riscv_top.wb_dcache_dat_o[4] ,
+    \u_riscv_top.wb_dcache_dat_o[3] ,
+    \u_riscv_top.wb_dcache_dat_o[2] ,
+    \u_riscv_top.wb_dcache_dat_o[1] ,
+    \u_riscv_top.wb_dcache_dat_o[0] }),
+    .m2_wbd_dat_o({\u_riscv_top.wb_dcache_dat_i[31] ,
+    \u_riscv_top.wb_dcache_dat_i[30] ,
+    \u_riscv_top.wb_dcache_dat_i[29] ,
+    \u_riscv_top.wb_dcache_dat_i[28] ,
+    \u_riscv_top.wb_dcache_dat_i[27] ,
+    \u_riscv_top.wb_dcache_dat_i[26] ,
+    \u_riscv_top.wb_dcache_dat_i[25] ,
+    \u_riscv_top.wb_dcache_dat_i[24] ,
+    \u_riscv_top.wb_dcache_dat_i[23] ,
+    \u_riscv_top.wb_dcache_dat_i[22] ,
+    \u_riscv_top.wb_dcache_dat_i[21] ,
+    \u_riscv_top.wb_dcache_dat_i[20] ,
+    \u_riscv_top.wb_dcache_dat_i[19] ,
+    \u_riscv_top.wb_dcache_dat_i[18] ,
+    \u_riscv_top.wb_dcache_dat_i[17] ,
+    \u_riscv_top.wb_dcache_dat_i[16] ,
+    \u_riscv_top.wb_dcache_dat_i[15] ,
+    \u_riscv_top.wb_dcache_dat_i[14] ,
+    \u_riscv_top.wb_dcache_dat_i[13] ,
+    \u_riscv_top.wb_dcache_dat_i[12] ,
+    \u_riscv_top.wb_dcache_dat_i[11] ,
+    \u_riscv_top.wb_dcache_dat_i[10] ,
+    \u_riscv_top.wb_dcache_dat_i[9] ,
+    \u_riscv_top.wb_dcache_dat_i[8] ,
+    \u_riscv_top.wb_dcache_dat_i[7] ,
+    \u_riscv_top.wb_dcache_dat_i[6] ,
+    \u_riscv_top.wb_dcache_dat_i[5] ,
+    \u_riscv_top.wb_dcache_dat_i[4] ,
+    \u_riscv_top.wb_dcache_dat_i[3] ,
+    \u_riscv_top.wb_dcache_dat_i[2] ,
+    \u_riscv_top.wb_dcache_dat_i[1] ,
+    \u_riscv_top.wb_dcache_dat_i[0] }),
+    .m2_wbd_sel_i({\u_riscv_top.wb_dcache_sel_o[3] ,
+    \u_riscv_top.wb_dcache_sel_o[2] ,
+    \u_riscv_top.wb_dcache_sel_o[1] ,
+    \u_riscv_top.wb_dcache_sel_o[0] }),
+    .m3_wbd_adr_i({\u_riscv_top.wb_icache_adr_o[31] ,
+    \u_riscv_top.wb_icache_adr_o[30] ,
+    \u_riscv_top.wb_icache_adr_o[29] ,
+    \u_riscv_top.wb_icache_adr_o[28] ,
+    \u_riscv_top.wb_icache_adr_o[27] ,
+    \u_riscv_top.wb_icache_adr_o[26] ,
+    \u_riscv_top.wb_icache_adr_o[25] ,
+    \u_riscv_top.wb_icache_adr_o[24] ,
+    \u_riscv_top.wb_icache_adr_o[23] ,
+    \u_riscv_top.wb_icache_adr_o[22] ,
+    \u_riscv_top.wb_icache_adr_o[21] ,
+    \u_riscv_top.wb_icache_adr_o[20] ,
+    \u_riscv_top.wb_icache_adr_o[19] ,
+    \u_riscv_top.wb_icache_adr_o[18] ,
+    \u_riscv_top.wb_icache_adr_o[17] ,
+    \u_riscv_top.wb_icache_adr_o[16] ,
+    \u_riscv_top.wb_icache_adr_o[15] ,
+    \u_riscv_top.wb_icache_adr_o[14] ,
+    \u_riscv_top.wb_icache_adr_o[13] ,
+    \u_riscv_top.wb_icache_adr_o[12] ,
+    \u_riscv_top.wb_icache_adr_o[11] ,
+    \u_riscv_top.wb_icache_adr_o[10] ,
+    \u_riscv_top.wb_icache_adr_o[9] ,
+    \u_riscv_top.wb_icache_adr_o[8] ,
+    \u_riscv_top.wb_icache_adr_o[7] ,
+    \u_riscv_top.wb_icache_adr_o[6] ,
+    \u_riscv_top.wb_icache_adr_o[5] ,
+    \u_riscv_top.wb_icache_adr_o[4] ,
+    \u_riscv_top.wb_icache_adr_o[3] ,
+    \u_riscv_top.wb_icache_adr_o[2] ,
+    \u_riscv_top.wb_icache_adr_o[1] ,
+    \u_riscv_top.wb_icache_adr_o[0] }),
+    .m3_wbd_bl_i({\u_riscv_top.wb_icache_bl_o[9] ,
+    \u_riscv_top.wb_icache_bl_o[8] ,
+    \u_riscv_top.wb_icache_bl_o[7] ,
+    \u_riscv_top.wb_icache_bl_o[6] ,
+    \u_riscv_top.wb_icache_bl_o[5] ,
+    \u_riscv_top.wb_icache_bl_o[4] ,
+    \u_riscv_top.wb_icache_bl_o[3] ,
+    \u_riscv_top.wb_icache_bl_o[2] ,
+    \u_riscv_top.wb_icache_bl_o[1] ,
+    \u_riscv_top.wb_icache_bl_o[0] }),
+    .m3_wbd_dat_o({\u_riscv_top.wb_icache_dat_i[31] ,
+    \u_riscv_top.wb_icache_dat_i[30] ,
+    \u_riscv_top.wb_icache_dat_i[29] ,
+    \u_riscv_top.wb_icache_dat_i[28] ,
+    \u_riscv_top.wb_icache_dat_i[27] ,
+    \u_riscv_top.wb_icache_dat_i[26] ,
+    \u_riscv_top.wb_icache_dat_i[25] ,
+    \u_riscv_top.wb_icache_dat_i[24] ,
+    \u_riscv_top.wb_icache_dat_i[23] ,
+    \u_riscv_top.wb_icache_dat_i[22] ,
+    \u_riscv_top.wb_icache_dat_i[21] ,
+    \u_riscv_top.wb_icache_dat_i[20] ,
+    \u_riscv_top.wb_icache_dat_i[19] ,
+    \u_riscv_top.wb_icache_dat_i[18] ,
+    \u_riscv_top.wb_icache_dat_i[17] ,
+    \u_riscv_top.wb_icache_dat_i[16] ,
+    \u_riscv_top.wb_icache_dat_i[15] ,
+    \u_riscv_top.wb_icache_dat_i[14] ,
+    \u_riscv_top.wb_icache_dat_i[13] ,
+    \u_riscv_top.wb_icache_dat_i[12] ,
+    \u_riscv_top.wb_icache_dat_i[11] ,
+    \u_riscv_top.wb_icache_dat_i[10] ,
+    \u_riscv_top.wb_icache_dat_i[9] ,
+    \u_riscv_top.wb_icache_dat_i[8] ,
+    \u_riscv_top.wb_icache_dat_i[7] ,
+    \u_riscv_top.wb_icache_dat_i[6] ,
+    \u_riscv_top.wb_icache_dat_i[5] ,
+    \u_riscv_top.wb_icache_dat_i[4] ,
+    \u_riscv_top.wb_icache_dat_i[3] ,
+    \u_riscv_top.wb_icache_dat_i[2] ,
+    \u_riscv_top.wb_icache_dat_i[1] ,
+    \u_riscv_top.wb_icache_dat_i[0] }),
+    .m3_wbd_sel_i({\u_riscv_top.wb_icache_sel_o[3] ,
+    \u_riscv_top.wb_icache_sel_o[2] ,
+    \u_riscv_top.wb_icache_sel_o[1] ,
+    \u_riscv_top.wb_icache_sel_o[0] }),
+    .s0_wbd_adr_o({\wbd_spim_adr_o[31] ,
+    \wbd_spim_adr_o[30] ,
+    \wbd_spim_adr_o[29] ,
+    \wbd_spim_adr_o[28] ,
+    \wbd_spim_adr_o[27] ,
+    \wbd_spim_adr_o[26] ,
+    \wbd_spim_adr_o[25] ,
+    \wbd_spim_adr_o[24] ,
+    \wbd_spim_adr_o[23] ,
+    \wbd_spim_adr_o[22] ,
+    \wbd_spim_adr_o[21] ,
+    \wbd_spim_adr_o[20] ,
+    \wbd_spim_adr_o[19] ,
+    \wbd_spim_adr_o[18] ,
+    \wbd_spim_adr_o[17] ,
+    \wbd_spim_adr_o[16] ,
+    \wbd_spim_adr_o[15] ,
+    \wbd_spim_adr_o[14] ,
+    \wbd_spim_adr_o[13] ,
+    \wbd_spim_adr_o[12] ,
+    \wbd_spim_adr_o[11] ,
+    \wbd_spim_adr_o[10] ,
+    \wbd_spim_adr_o[9] ,
+    \wbd_spim_adr_o[8] ,
+    \wbd_spim_adr_o[7] ,
+    \wbd_spim_adr_o[6] ,
+    \wbd_spim_adr_o[5] ,
+    \wbd_spim_adr_o[4] ,
+    \wbd_spim_adr_o[3] ,
+    \wbd_spim_adr_o[2] ,
+    \wbd_spim_adr_o[1] ,
+    \wbd_spim_adr_o[0] }),
+    .s0_wbd_bl_o({\wbd_spim_bl_o[9] ,
+    \wbd_spim_bl_o[8] ,
+    \wbd_spim_bl_o[7] ,
+    \wbd_spim_bl_o[6] ,
+    \wbd_spim_bl_o[5] ,
+    \wbd_spim_bl_o[4] ,
+    \wbd_spim_bl_o[3] ,
+    \wbd_spim_bl_o[2] ,
+    \wbd_spim_bl_o[1] ,
+    \wbd_spim_bl_o[0] }),
+    .s0_wbd_dat_i({\wbd_spim_dat_i[31] ,
+    \wbd_spim_dat_i[30] ,
+    \wbd_spim_dat_i[29] ,
+    \wbd_spim_dat_i[28] ,
+    \wbd_spim_dat_i[27] ,
+    \wbd_spim_dat_i[26] ,
+    \wbd_spim_dat_i[25] ,
+    \wbd_spim_dat_i[24] ,
+    \wbd_spim_dat_i[23] ,
+    \wbd_spim_dat_i[22] ,
+    \wbd_spim_dat_i[21] ,
+    \wbd_spim_dat_i[20] ,
+    \wbd_spim_dat_i[19] ,
+    \wbd_spim_dat_i[18] ,
+    \wbd_spim_dat_i[17] ,
+    \wbd_spim_dat_i[16] ,
+    \wbd_spim_dat_i[15] ,
+    \wbd_spim_dat_i[14] ,
+    \wbd_spim_dat_i[13] ,
+    \wbd_spim_dat_i[12] ,
+    \wbd_spim_dat_i[11] ,
+    \wbd_spim_dat_i[10] ,
+    \wbd_spim_dat_i[9] ,
+    \wbd_spim_dat_i[8] ,
+    \wbd_spim_dat_i[7] ,
+    \wbd_spim_dat_i[6] ,
+    \wbd_spim_dat_i[5] ,
+    \wbd_spim_dat_i[4] ,
+    \wbd_spim_dat_i[3] ,
+    \wbd_spim_dat_i[2] ,
+    \wbd_spim_dat_i[1] ,
+    \wbd_spim_dat_i[0] }),
+    .s0_wbd_dat_o({\wbd_spim_dat_o[31] ,
+    \wbd_spim_dat_o[30] ,
+    \wbd_spim_dat_o[29] ,
+    \wbd_spim_dat_o[28] ,
+    \wbd_spim_dat_o[27] ,
+    \wbd_spim_dat_o[26] ,
+    \wbd_spim_dat_o[25] ,
+    \wbd_spim_dat_o[24] ,
+    \wbd_spim_dat_o[23] ,
+    \wbd_spim_dat_o[22] ,
+    \wbd_spim_dat_o[21] ,
+    \wbd_spim_dat_o[20] ,
+    \wbd_spim_dat_o[19] ,
+    \wbd_spim_dat_o[18] ,
+    \wbd_spim_dat_o[17] ,
+    \wbd_spim_dat_o[16] ,
+    \wbd_spim_dat_o[15] ,
+    \wbd_spim_dat_o[14] ,
+    \wbd_spim_dat_o[13] ,
+    \wbd_spim_dat_o[12] ,
+    \wbd_spim_dat_o[11] ,
+    \wbd_spim_dat_o[10] ,
+    \wbd_spim_dat_o[9] ,
+    \wbd_spim_dat_o[8] ,
+    \wbd_spim_dat_o[7] ,
+    \wbd_spim_dat_o[6] ,
+    \wbd_spim_dat_o[5] ,
+    \wbd_spim_dat_o[4] ,
+    \wbd_spim_dat_o[3] ,
+    \wbd_spim_dat_o[2] ,
+    \wbd_spim_dat_o[1] ,
+    \wbd_spim_dat_o[0] }),
+    .s0_wbd_sel_o({\wbd_spim_sel_o[3] ,
+    \wbd_spim_sel_o[2] ,
+    \wbd_spim_sel_o[1] ,
+    \wbd_spim_sel_o[0] }),
+    .s1_wbd_adr_o({\wbd_uart_adr_o[7] ,
+    \wbd_uart_adr_o[6] ,
+    \wbd_uart_adr_o[5] ,
+    \wbd_uart_adr_o[4] ,
+    \wbd_uart_adr_o[3] ,
+    \wbd_uart_adr_o[2] ,
+    \wbd_uart_adr_o[1] ,
+    \wbd_uart_adr_o[0] }),
+    .s1_wbd_dat_i({\wbd_uart_dat_i[31] ,
+    \wbd_uart_dat_i[30] ,
+    \wbd_uart_dat_i[29] ,
+    \wbd_uart_dat_i[28] ,
+    \wbd_uart_dat_i[27] ,
+    \wbd_uart_dat_i[26] ,
+    \wbd_uart_dat_i[25] ,
+    \wbd_uart_dat_i[24] ,
+    \wbd_uart_dat_i[23] ,
+    \wbd_uart_dat_i[22] ,
+    \wbd_uart_dat_i[21] ,
+    \wbd_uart_dat_i[20] ,
+    \wbd_uart_dat_i[19] ,
+    \wbd_uart_dat_i[18] ,
+    \wbd_uart_dat_i[17] ,
+    \wbd_uart_dat_i[16] ,
+    \wbd_uart_dat_i[15] ,
+    \wbd_uart_dat_i[14] ,
+    \wbd_uart_dat_i[13] ,
+    \wbd_uart_dat_i[12] ,
+    \wbd_uart_dat_i[11] ,
+    \wbd_uart_dat_i[10] ,
+    \wbd_uart_dat_i[9] ,
+    \wbd_uart_dat_i[8] ,
+    \wbd_uart_dat_i[7] ,
+    \wbd_uart_dat_i[6] ,
+    \wbd_uart_dat_i[5] ,
+    \wbd_uart_dat_i[4] ,
+    \wbd_uart_dat_i[3] ,
+    \wbd_uart_dat_i[2] ,
+    \wbd_uart_dat_i[1] ,
+    \wbd_uart_dat_i[0] }),
+    .s1_wbd_dat_o({\wbd_uart_dat_o[31] ,
+    \wbd_uart_dat_o[30] ,
+    \wbd_uart_dat_o[29] ,
+    \wbd_uart_dat_o[28] ,
+    \wbd_uart_dat_o[27] ,
+    \wbd_uart_dat_o[26] ,
+    \wbd_uart_dat_o[25] ,
+    \wbd_uart_dat_o[24] ,
+    \wbd_uart_dat_o[23] ,
+    \wbd_uart_dat_o[22] ,
+    \wbd_uart_dat_o[21] ,
+    \wbd_uart_dat_o[20] ,
+    \wbd_uart_dat_o[19] ,
+    \wbd_uart_dat_o[18] ,
+    \wbd_uart_dat_o[17] ,
+    \wbd_uart_dat_o[16] ,
+    \wbd_uart_dat_o[15] ,
+    \wbd_uart_dat_o[14] ,
+    \wbd_uart_dat_o[13] ,
+    \wbd_uart_dat_o[12] ,
+    \wbd_uart_dat_o[11] ,
+    \wbd_uart_dat_o[10] ,
+    \wbd_uart_dat_o[9] ,
+    \wbd_uart_dat_o[8] ,
+    \wbd_uart_dat_o[7] ,
+    \wbd_uart_dat_o[6] ,
+    \wbd_uart_dat_o[5] ,
+    \wbd_uart_dat_o[4] ,
+    \wbd_uart_dat_o[3] ,
+    \wbd_uart_dat_o[2] ,
+    \wbd_uart_dat_o[1] ,
+    \wbd_uart_dat_o[0] }),
+    .s1_wbd_sel_o({\wbd_uart_sel_o[3] ,
+    \wbd_uart_sel_o[2] ,
+    \wbd_uart_sel_o[1] ,
+    \wbd_uart_sel_o[0] }),
+    .s2_wbd_adr_o({\wbd_glbl_adr_o[7] ,
+    \wbd_glbl_adr_o[6] ,
+    \wbd_glbl_adr_o[5] ,
+    \wbd_glbl_adr_o[4] ,
+    \wbd_glbl_adr_o[3] ,
+    \wbd_glbl_adr_o[2] ,
+    \wbd_glbl_adr_o[1] ,
+    \wbd_glbl_adr_o[0] }),
+    .s2_wbd_dat_i({\wbd_glbl_dat_i[31] ,
+    \wbd_glbl_dat_i[30] ,
+    \wbd_glbl_dat_i[29] ,
+    \wbd_glbl_dat_i[28] ,
+    \wbd_glbl_dat_i[27] ,
+    \wbd_glbl_dat_i[26] ,
+    \wbd_glbl_dat_i[25] ,
+    \wbd_glbl_dat_i[24] ,
+    \wbd_glbl_dat_i[23] ,
+    \wbd_glbl_dat_i[22] ,
+    \wbd_glbl_dat_i[21] ,
+    \wbd_glbl_dat_i[20] ,
+    \wbd_glbl_dat_i[19] ,
+    \wbd_glbl_dat_i[18] ,
+    \wbd_glbl_dat_i[17] ,
+    \wbd_glbl_dat_i[16] ,
+    \wbd_glbl_dat_i[15] ,
+    \wbd_glbl_dat_i[14] ,
+    \wbd_glbl_dat_i[13] ,
+    \wbd_glbl_dat_i[12] ,
+    \wbd_glbl_dat_i[11] ,
+    \wbd_glbl_dat_i[10] ,
+    \wbd_glbl_dat_i[9] ,
+    \wbd_glbl_dat_i[8] ,
+    \wbd_glbl_dat_i[7] ,
+    \wbd_glbl_dat_i[6] ,
+    \wbd_glbl_dat_i[5] ,
+    \wbd_glbl_dat_i[4] ,
+    \wbd_glbl_dat_i[3] ,
+    \wbd_glbl_dat_i[2] ,
+    \wbd_glbl_dat_i[1] ,
+    \wbd_glbl_dat_i[0] }),
+    .s2_wbd_dat_o({\wbd_glbl_dat_o[31] ,
+    \wbd_glbl_dat_o[30] ,
+    \wbd_glbl_dat_o[29] ,
+    \wbd_glbl_dat_o[28] ,
+    \wbd_glbl_dat_o[27] ,
+    \wbd_glbl_dat_o[26] ,
+    \wbd_glbl_dat_o[25] ,
+    \wbd_glbl_dat_o[24] ,
+    \wbd_glbl_dat_o[23] ,
+    \wbd_glbl_dat_o[22] ,
+    \wbd_glbl_dat_o[21] ,
+    \wbd_glbl_dat_o[20] ,
+    \wbd_glbl_dat_o[19] ,
+    \wbd_glbl_dat_o[18] ,
+    \wbd_glbl_dat_o[17] ,
+    \wbd_glbl_dat_o[16] ,
+    \wbd_glbl_dat_o[15] ,
+    \wbd_glbl_dat_o[14] ,
+    \wbd_glbl_dat_o[13] ,
+    \wbd_glbl_dat_o[12] ,
+    \wbd_glbl_dat_o[11] ,
+    \wbd_glbl_dat_o[10] ,
+    \wbd_glbl_dat_o[9] ,
+    \wbd_glbl_dat_o[8] ,
+    \wbd_glbl_dat_o[7] ,
+    \wbd_glbl_dat_o[6] ,
+    \wbd_glbl_dat_o[5] ,
+    \wbd_glbl_dat_o[4] ,
+    \wbd_glbl_dat_o[3] ,
+    \wbd_glbl_dat_o[2] ,
+    \wbd_glbl_dat_o[1] ,
+    \wbd_glbl_dat_o[0] }),
+    .s2_wbd_sel_o({\wbd_glbl_sel_o[3] ,
+    \wbd_glbl_sel_o[2] ,
+    \wbd_glbl_sel_o[1] ,
+    \wbd_glbl_sel_o[0] }));
+ pinmux u_pinmux (.cpu_intf_rst_n(\u_riscv_top.cpu_intf_rst_n ),
+    .h_reset_n(\u_riscv_top.pwrup_rst_n ),
+    .i2cm_clk_i(i2cm_clk_i),
+    .i2cm_clk_o(i2cm_clk_o),
+    .i2cm_clk_oen(i2cm_clk_oen),
+    .i2cm_data_i(i2cm_data_i),
+    .i2cm_data_o(i2cm_data_o),
+    .i2cm_data_oen(i2cm_data_oen),
+    .i2cm_intr(i2cm_intr_o),
+    .i2cm_rst_n(i2c_rst_n),
+    .mclk(wbd_clk_pinmux_skew),
+    .pulse1m_mclk(pulse1m_mclk),
+    .qspim_rst_n(qspim_rst_n),
+    .reg_ack(wbd_glbl_ack_i),
+    .reg_cs(wbd_glbl_stb_o),
+    .reg_wr(wbd_glbl_we_o),
+    .sflash_sck(sflash_sck),
+    .soft_irq(soft_irq),
+    .spim_miso(sspim_so),
+    .spim_mosi(sspim_si),
+    .spim_sck(sspim_sck),
+    .spim_ss(sspim_ssn),
+    .sspim_rst_n(sspim_rst_n),
+    .uart_rst_n(uart_rst_n),
+    .uart_rxd(uart_rxd),
+    .uart_txd(uart_txd),
+    .uartm_rxd(uartm_rxd),
+    .uartm_txd(uartm_txd),
+    .usb_dn_i(usb_dn_i),
+    .usb_dn_o(usb_dn_o),
+    .usb_dp_i(usb_dp_i),
+    .usb_dp_o(usb_dp_o),
+    .usb_intr(usb_intr_o),
+    .usb_oen(usb_oen),
+    .usb_rst_n(usb_rst_n),
+    .vccd1(vccd1),
+    .vssd1(vssd1),
+    .wbd_clk_int(wbd_clk_pinmux_rp),
+    .wbd_clk_pinmux(wbd_clk_pinmux_skew),
+    .cfg_cska_pinmux({\cfg_cska_pinmux_rp[3] ,
+    \cfg_cska_pinmux_rp[2] ,
+    \cfg_cska_pinmux_rp[1] ,
+    \cfg_cska_pinmux_rp[0] }),
+    .cfg_riscv_debug_sel({\u_riscv_top.core_debug_sel[1] ,
+    \u_riscv_top.core_debug_sel[0] }),
+    .cpu_core_rst_n({\u_riscv_top.cpu_core_rst_n[1] ,
+    \u_riscv_top.cpu_core_rst_n[0] }),
+    .digital_io_in({io_in[37],
+    io_in[36],
+    io_in[35],
+    io_in[34],
+    io_in[33],
+    io_in[32],
+    io_in[31],
+    io_in[30],
+    io_in[29],
+    io_in[28],
+    io_in[27],
+    io_in[26],
+    io_in[25],
+    io_in[24],
+    io_in[23],
+    io_in[22],
+    io_in[21],
+    io_in[20],
+    io_in[19],
+    io_in[18],
+    io_in[17],
+    io_in[16],
+    io_in[15],
+    io_in[14],
+    io_in[13],
+    io_in[12],
+    io_in[11],
+    io_in[10],
+    io_in[9],
+    io_in[8],
+    io_in[7],
+    io_in[6],
+    io_in[5],
+    io_in[4],
+    io_in[3],
+    io_in[2],
+    io_in[1],
+    io_in[0]}),
+    .digital_io_oen({io_oeb[37],
+    io_oeb[36],
+    io_oeb[35],
+    io_oeb[34],
+    io_oeb[33],
+    io_oeb[32],
+    io_oeb[31],
+    io_oeb[30],
+    io_oeb[29],
+    io_oeb[28],
+    io_oeb[27],
+    io_oeb[26],
+    io_oeb[25],
+    io_oeb[24],
+    io_oeb[23],
+    io_oeb[22],
+    io_oeb[21],
+    io_oeb[20],
+    io_oeb[19],
+    io_oeb[18],
+    io_oeb[17],
+    io_oeb[16],
+    io_oeb[15],
+    io_oeb[14],
+    io_oeb[13],
+    io_oeb[12],
+    io_oeb[11],
+    io_oeb[10],
+    io_oeb[9],
+    io_oeb[8],
+    io_oeb[7],
+    io_oeb[6],
+    io_oeb[5],
+    io_oeb[4],
+    io_oeb[3],
+    io_oeb[2],
+    io_oeb[1],
+    io_oeb[0]}),
+    .digital_io_out({io_out[37],
+    io_out[36],
+    io_out[35],
+    io_out[34],
+    io_out[33],
+    io_out[32],
+    io_out[31],
+    io_out[30],
+    io_out[29],
+    io_out[28],
+    io_out[27],
+    io_out[26],
+    io_out[25],
+    io_out[24],
+    io_out[23],
+    io_out[22],
+    io_out[21],
+    io_out[20],
+    io_out[19],
+    io_out[18],
+    io_out[17],
+    io_out[16],
+    io_out[15],
+    io_out[14],
+    io_out[13],
+    io_out[12],
+    io_out[11],
+    io_out[10],
+    io_out[9],
+    io_out[8],
+    io_out[7],
+    io_out[6],
+    io_out[5],
+    io_out[4],
+    io_out[3],
+    io_out[2],
+    io_out[1],
+    io_out[0]}),
+    .irq_lines({\irq_lines[15] ,
+    \irq_lines[14] ,
+    \irq_lines[13] ,
+    \irq_lines[12] ,
+    \irq_lines[11] ,
+    \irq_lines[10] ,
+    \irq_lines[9] ,
+    \irq_lines[8] ,
+    \irq_lines[7] ,
+    \irq_lines[6] ,
+    \irq_lines[5] ,
+    \irq_lines[4] ,
+    \irq_lines[3] ,
+    \irq_lines[2] ,
+    \irq_lines[1] ,
+    \irq_lines[0] }),
+    .pinmux_debug({la_data_out[127],
+    la_data_out[126],
+    la_data_out[125],
+    la_data_out[124],
+    la_data_out[123],
+    la_data_out[122],
+    la_data_out[121],
+    la_data_out[120],
+    la_data_out[119],
+    la_data_out[118],
+    la_data_out[117],
+    la_data_out[116],
+    la_data_out[115],
+    la_data_out[114],
+    la_data_out[113],
+    la_data_out[112],
+    la_data_out[111],
+    la_data_out[110],
+    la_data_out[109],
+    la_data_out[108],
+    la_data_out[107],
+    la_data_out[106],
+    la_data_out[105],
+    la_data_out[104],
+    la_data_out[103],
+    la_data_out[102],
+    la_data_out[101],
+    la_data_out[100],
+    la_data_out[99],
+    la_data_out[98],
+    la_data_out[97],
+    la_data_out[96]}),
+    .reg_addr({\wbd_glbl_adr_o[7] ,
+    \wbd_glbl_adr_o[6] ,
+    \wbd_glbl_adr_o[5] ,
+    \wbd_glbl_adr_o[4] ,
+    \wbd_glbl_adr_o[3] ,
+    \wbd_glbl_adr_o[2] ,
+    \wbd_glbl_adr_o[1] ,
+    \wbd_glbl_adr_o[0] }),
+    .reg_be({\wbd_glbl_sel_o[3] ,
+    \wbd_glbl_sel_o[2] ,
+    \wbd_glbl_sel_o[1] ,
+    \wbd_glbl_sel_o[0] }),
+    .reg_rdata({\wbd_glbl_dat_i[31] ,
+    \wbd_glbl_dat_i[30] ,
+    \wbd_glbl_dat_i[29] ,
+    \wbd_glbl_dat_i[28] ,
+    \wbd_glbl_dat_i[27] ,
+    \wbd_glbl_dat_i[26] ,
+    \wbd_glbl_dat_i[25] ,
+    \wbd_glbl_dat_i[24] ,
+    \wbd_glbl_dat_i[23] ,
+    \wbd_glbl_dat_i[22] ,
+    \wbd_glbl_dat_i[21] ,
+    \wbd_glbl_dat_i[20] ,
+    \wbd_glbl_dat_i[19] ,
+    \wbd_glbl_dat_i[18] ,
+    \wbd_glbl_dat_i[17] ,
+    \wbd_glbl_dat_i[16] ,
+    \wbd_glbl_dat_i[15] ,
+    \wbd_glbl_dat_i[14] ,
+    \wbd_glbl_dat_i[13] ,
+    \wbd_glbl_dat_i[12] ,
+    \wbd_glbl_dat_i[11] ,
+    \wbd_glbl_dat_i[10] ,
+    \wbd_glbl_dat_i[9] ,
+    \wbd_glbl_dat_i[8] ,
+    \wbd_glbl_dat_i[7] ,
+    \wbd_glbl_dat_i[6] ,
+    \wbd_glbl_dat_i[5] ,
+    \wbd_glbl_dat_i[4] ,
+    \wbd_glbl_dat_i[3] ,
+    \wbd_glbl_dat_i[2] ,
+    \wbd_glbl_dat_i[1] ,
+    \wbd_glbl_dat_i[0] }),
+    .reg_wdata({\wbd_glbl_dat_o[31] ,
+    \wbd_glbl_dat_o[30] ,
+    \wbd_glbl_dat_o[29] ,
+    \wbd_glbl_dat_o[28] ,
+    \wbd_glbl_dat_o[27] ,
+    \wbd_glbl_dat_o[26] ,
+    \wbd_glbl_dat_o[25] ,
+    \wbd_glbl_dat_o[24] ,
+    \wbd_glbl_dat_o[23] ,
+    \wbd_glbl_dat_o[22] ,
+    \wbd_glbl_dat_o[21] ,
+    \wbd_glbl_dat_o[20] ,
+    \wbd_glbl_dat_o[19] ,
+    \wbd_glbl_dat_o[18] ,
+    \wbd_glbl_dat_o[17] ,
+    \wbd_glbl_dat_o[16] ,
+    \wbd_glbl_dat_o[15] ,
+    \wbd_glbl_dat_o[14] ,
+    \wbd_glbl_dat_o[13] ,
+    \wbd_glbl_dat_o[12] ,
+    \wbd_glbl_dat_o[11] ,
+    \wbd_glbl_dat_o[10] ,
+    \wbd_glbl_dat_o[9] ,
+    \wbd_glbl_dat_o[8] ,
+    \wbd_glbl_dat_o[7] ,
+    \wbd_glbl_dat_o[6] ,
+    \wbd_glbl_dat_o[5] ,
+    \wbd_glbl_dat_o[4] ,
+    \wbd_glbl_dat_o[3] ,
+    \wbd_glbl_dat_o[2] ,
+    \wbd_glbl_dat_o[1] ,
+    \wbd_glbl_dat_o[0] }),
+    .sflash_di({\sflash_di[3] ,
+    \sflash_di[2] ,
+    \sflash_di[1] ,
+    \sflash_di[0] }),
+    .sflash_do({\sflash_do[3] ,
+    \sflash_do[2] ,
+    \sflash_do[1] ,
+    \sflash_do[0] }),
+    .sflash_oen({\sflash_oen[3] ,
+    \sflash_oen[2] ,
+    \sflash_oen[1] ,
+    \sflash_oen[0] }),
+    .sflash_ss({\spi_csn[3] ,
+    \spi_csn[2] ,
+    \spi_csn[1] ,
+    \spi_csn[0] }),
+    .user_irq({user_irq[2],
+    user_irq[1],
+    user_irq[0]}));
+ qspim_top u_qspi_master (.mclk(wbd_clk_spi),
+    .rst_n(qspim_rst_n),
+    .spi_clk(sflash_sck),
+    .vccd1(vccd1),
+    .vssd1(vssd1),
+    .wbd_ack_o(wbd_spim_ack_i),
+    .wbd_bry_i(wbd_spim_bry_o),
+    .wbd_clk_int(wbd_clk_qspi_rp),
+    .wbd_clk_spi(wbd_clk_spi),
+    .wbd_err_o(wbd_spim_err_i),
+    .wbd_lack_o(wbd_spim_lack_i),
+    .wbd_stb_i(wbd_spim_stb_o),
+    .wbd_we_i(wbd_spim_we_o),
+    .cfg_cska_sp_co({\cfg_cska_qspi_co_rp[3] ,
+    \cfg_cska_qspi_co_rp[2] ,
+    \cfg_cska_qspi_co_rp[1] ,
+    \cfg_cska_qspi_co_rp[0] }),
+    .cfg_cska_spi({\cfg_cska_qspi_rp[3] ,
+    \cfg_cska_qspi_rp[2] ,
+    \cfg_cska_qspi_rp[1] ,
+    \cfg_cska_qspi_rp[0] }),
+    .spi_csn({\spi_csn[3] ,
+    \spi_csn[2] ,
+    \spi_csn[1] ,
+    \spi_csn[0] }),
+    .spi_debug({la_data_out[95],
+    la_data_out[94],
+    la_data_out[93],
+    la_data_out[92],
+    la_data_out[91],
+    la_data_out[90],
+    la_data_out[89],
+    la_data_out[88],
+    la_data_out[87],
+    la_data_out[86],
+    la_data_out[85],
+    la_data_out[84],
+    la_data_out[83],
+    la_data_out[82],
+    la_data_out[81],
+    la_data_out[80],
+    la_data_out[79],
+    la_data_out[78],
+    la_data_out[77],
+    la_data_out[76],
+    la_data_out[75],
+    la_data_out[74],
+    la_data_out[73],
+    la_data_out[72],
+    la_data_out[71],
+    la_data_out[70],
+    la_data_out[69],
+    la_data_out[68],
+    la_data_out[67],
+    la_data_out[66],
+    la_data_out[65],
+    la_data_out[64]}),
+    .spi_oen({\sflash_oen[3] ,
+    \sflash_oen[2] ,
+    \sflash_oen[1] ,
+    \sflash_oen[0] }),
+    .spi_sdi({\sflash_di[3] ,
+    \sflash_di[2] ,
+    \sflash_di[1] ,
+    \sflash_di[0] }),
+    .spi_sdo({\sflash_do[3] ,
+    \sflash_do[2] ,
+    \sflash_do[1] ,
+    \sflash_do[0] }),
+    .wbd_adr_i({\wbd_spim_adr_o[31] ,
+    \wbd_spim_adr_o[30] ,
+    \wbd_spim_adr_o[29] ,
+    \wbd_spim_adr_o[28] ,
+    \wbd_spim_adr_o[27] ,
+    \wbd_spim_adr_o[26] ,
+    \wbd_spim_adr_o[25] ,
+    \wbd_spim_adr_o[24] ,
+    \wbd_spim_adr_o[23] ,
+    \wbd_spim_adr_o[22] ,
+    \wbd_spim_adr_o[21] ,
+    \wbd_spim_adr_o[20] ,
+    \wbd_spim_adr_o[19] ,
+    \wbd_spim_adr_o[18] ,
+    \wbd_spim_adr_o[17] ,
+    \wbd_spim_adr_o[16] ,
+    \wbd_spim_adr_o[15] ,
+    \wbd_spim_adr_o[14] ,
+    \wbd_spim_adr_o[13] ,
+    \wbd_spim_adr_o[12] ,
+    \wbd_spim_adr_o[11] ,
+    \wbd_spim_adr_o[10] ,
+    \wbd_spim_adr_o[9] ,
+    \wbd_spim_adr_o[8] ,
+    \wbd_spim_adr_o[7] ,
+    \wbd_spim_adr_o[6] ,
+    \wbd_spim_adr_o[5] ,
+    \wbd_spim_adr_o[4] ,
+    \wbd_spim_adr_o[3] ,
+    \wbd_spim_adr_o[2] ,
+    \wbd_spim_adr_o[1] ,
+    \wbd_spim_adr_o[0] }),
+    .wbd_bl_i({\wbd_spim_bl_o[9] ,
+    \wbd_spim_bl_o[8] ,
+    \wbd_spim_bl_o[7] ,
+    \wbd_spim_bl_o[6] ,
+    \wbd_spim_bl_o[5] ,
+    \wbd_spim_bl_o[4] ,
+    \wbd_spim_bl_o[3] ,
+    \wbd_spim_bl_o[2] ,
+    \wbd_spim_bl_o[1] ,
+    \wbd_spim_bl_o[0] }),
+    .wbd_dat_i({\wbd_spim_dat_o[31] ,
+    \wbd_spim_dat_o[30] ,
+    \wbd_spim_dat_o[29] ,
+    \wbd_spim_dat_o[28] ,
+    \wbd_spim_dat_o[27] ,
+    \wbd_spim_dat_o[26] ,
+    \wbd_spim_dat_o[25] ,
+    \wbd_spim_dat_o[24] ,
+    \wbd_spim_dat_o[23] ,
+    \wbd_spim_dat_o[22] ,
+    \wbd_spim_dat_o[21] ,
+    \wbd_spim_dat_o[20] ,
+    \wbd_spim_dat_o[19] ,
+    \wbd_spim_dat_o[18] ,
+    \wbd_spim_dat_o[17] ,
+    \wbd_spim_dat_o[16] ,
+    \wbd_spim_dat_o[15] ,
+    \wbd_spim_dat_o[14] ,
+    \wbd_spim_dat_o[13] ,
+    \wbd_spim_dat_o[12] ,
+    \wbd_spim_dat_o[11] ,
+    \wbd_spim_dat_o[10] ,
+    \wbd_spim_dat_o[9] ,
+    \wbd_spim_dat_o[8] ,
+    \wbd_spim_dat_o[7] ,
+    \wbd_spim_dat_o[6] ,
+    \wbd_spim_dat_o[5] ,
+    \wbd_spim_dat_o[4] ,
+    \wbd_spim_dat_o[3] ,
+    \wbd_spim_dat_o[2] ,
+    \wbd_spim_dat_o[1] ,
+    \wbd_spim_dat_o[0] }),
+    .wbd_dat_o({\wbd_spim_dat_i[31] ,
+    \wbd_spim_dat_i[30] ,
+    \wbd_spim_dat_i[29] ,
+    \wbd_spim_dat_i[28] ,
+    \wbd_spim_dat_i[27] ,
+    \wbd_spim_dat_i[26] ,
+    \wbd_spim_dat_i[25] ,
+    \wbd_spim_dat_i[24] ,
+    \wbd_spim_dat_i[23] ,
+    \wbd_spim_dat_i[22] ,
+    \wbd_spim_dat_i[21] ,
+    \wbd_spim_dat_i[20] ,
+    \wbd_spim_dat_i[19] ,
+    \wbd_spim_dat_i[18] ,
+    \wbd_spim_dat_i[17] ,
+    \wbd_spim_dat_i[16] ,
+    \wbd_spim_dat_i[15] ,
+    \wbd_spim_dat_i[14] ,
+    \wbd_spim_dat_i[13] ,
+    \wbd_spim_dat_i[12] ,
+    \wbd_spim_dat_i[11] ,
+    \wbd_spim_dat_i[10] ,
+    \wbd_spim_dat_i[9] ,
+    \wbd_spim_dat_i[8] ,
+    \wbd_spim_dat_i[7] ,
+    \wbd_spim_dat_i[6] ,
+    \wbd_spim_dat_i[5] ,
+    \wbd_spim_dat_i[4] ,
+    \wbd_spim_dat_i[3] ,
+    \wbd_spim_dat_i[2] ,
+    \wbd_spim_dat_i[1] ,
+    \wbd_spim_dat_i[0] }),
+    .wbd_sel_i({\wbd_spim_sel_o[3] ,
+    \wbd_spim_sel_o[2] ,
+    \wbd_spim_sel_o[1] ,
+    \wbd_spim_sel_o[0] }));
+ ycr_core_top \u_riscv_top.i_core_top_0  (.clk(\u_riscv_top.core_clk ),
+    .core2dmem_cmd_o(\u_riscv_top.core0_dmem_cmd ),
+    .core2dmem_req_o(\u_riscv_top.core0_dmem_req ),
+    .core2imem_cmd_o(\u_riscv_top.core0_imem_cmd ),
+    .core2imem_req_o(\u_riscv_top.core0_imem_req ),
+    .core_irq_mtimer_i(\u_riscv_top.timer_irq ),
+    .core_irq_soft_i(\u_riscv_top.soft_irq ),
+    .cpu_rst_n(\u_riscv_top.cpu_core_rst_n_sync[0] ),
+    .dmem2core_req_ack_i(\u_riscv_top.core0_dmem_req_ack ),
+    .imem2core_req_ack_i(\u_riscv_top.core0_imem_req_ack ),
+    .pwrup_rst_n(\u_riscv_top.pwrup_rst_n_sync ),
+    .rst_n(\u_riscv_top.rst_n_sync ),
+    .test_mode(\u_riscv_top.test_mode ),
+    .test_rst_n(\u_riscv_top.test_rst_n ),
+    .vccd1(vccd1),
+    .vssd1(vssd1),
+    .core2dmem_addr_o({\u_riscv_top.core0_dmem_addr[31] ,
+    \u_riscv_top.core0_dmem_addr[30] ,
+    \u_riscv_top.core0_dmem_addr[29] ,
+    \u_riscv_top.core0_dmem_addr[28] ,
+    \u_riscv_top.core0_dmem_addr[27] ,
+    \u_riscv_top.core0_dmem_addr[26] ,
+    \u_riscv_top.core0_dmem_addr[25] ,
+    \u_riscv_top.core0_dmem_addr[24] ,
+    \u_riscv_top.core0_dmem_addr[23] ,
+    \u_riscv_top.core0_dmem_addr[22] ,
+    \u_riscv_top.core0_dmem_addr[21] ,
+    \u_riscv_top.core0_dmem_addr[20] ,
+    \u_riscv_top.core0_dmem_addr[19] ,
+    \u_riscv_top.core0_dmem_addr[18] ,
+    \u_riscv_top.core0_dmem_addr[17] ,
+    \u_riscv_top.core0_dmem_addr[16] ,
+    \u_riscv_top.core0_dmem_addr[15] ,
+    \u_riscv_top.core0_dmem_addr[14] ,
+    \u_riscv_top.core0_dmem_addr[13] ,
+    \u_riscv_top.core0_dmem_addr[12] ,
+    \u_riscv_top.core0_dmem_addr[11] ,
+    \u_riscv_top.core0_dmem_addr[10] ,
+    \u_riscv_top.core0_dmem_addr[9] ,
+    \u_riscv_top.core0_dmem_addr[8] ,
+    \u_riscv_top.core0_dmem_addr[7] ,
+    \u_riscv_top.core0_dmem_addr[6] ,
+    \u_riscv_top.core0_dmem_addr[5] ,
+    \u_riscv_top.core0_dmem_addr[4] ,
+    \u_riscv_top.core0_dmem_addr[3] ,
+    \u_riscv_top.core0_dmem_addr[2] ,
+    \u_riscv_top.core0_dmem_addr[1] ,
+    \u_riscv_top.core0_dmem_addr[0] }),
+    .core2dmem_wdata_o({\u_riscv_top.core0_dmem_wdata[31] ,
+    \u_riscv_top.core0_dmem_wdata[30] ,
+    \u_riscv_top.core0_dmem_wdata[29] ,
+    \u_riscv_top.core0_dmem_wdata[28] ,
+    \u_riscv_top.core0_dmem_wdata[27] ,
+    \u_riscv_top.core0_dmem_wdata[26] ,
+    \u_riscv_top.core0_dmem_wdata[25] ,
+    \u_riscv_top.core0_dmem_wdata[24] ,
+    \u_riscv_top.core0_dmem_wdata[23] ,
+    \u_riscv_top.core0_dmem_wdata[22] ,
+    \u_riscv_top.core0_dmem_wdata[21] ,
+    \u_riscv_top.core0_dmem_wdata[20] ,
+    \u_riscv_top.core0_dmem_wdata[19] ,
+    \u_riscv_top.core0_dmem_wdata[18] ,
+    \u_riscv_top.core0_dmem_wdata[17] ,
+    \u_riscv_top.core0_dmem_wdata[16] ,
+    \u_riscv_top.core0_dmem_wdata[15] ,
+    \u_riscv_top.core0_dmem_wdata[14] ,
+    \u_riscv_top.core0_dmem_wdata[13] ,
+    \u_riscv_top.core0_dmem_wdata[12] ,
+    \u_riscv_top.core0_dmem_wdata[11] ,
+    \u_riscv_top.core0_dmem_wdata[10] ,
+    \u_riscv_top.core0_dmem_wdata[9] ,
+    \u_riscv_top.core0_dmem_wdata[8] ,
+    \u_riscv_top.core0_dmem_wdata[7] ,
+    \u_riscv_top.core0_dmem_wdata[6] ,
+    \u_riscv_top.core0_dmem_wdata[5] ,
+    \u_riscv_top.core0_dmem_wdata[4] ,
+    \u_riscv_top.core0_dmem_wdata[3] ,
+    \u_riscv_top.core0_dmem_wdata[2] ,
+    \u_riscv_top.core0_dmem_wdata[1] ,
+    \u_riscv_top.core0_dmem_wdata[0] }),
+    .core2dmem_width_o({\u_riscv_top.core0_dmem_width[1] ,
+    \u_riscv_top.core0_dmem_width[0] }),
+    .core2imem_addr_o({\u_riscv_top.core0_imem_addr[31] ,
+    \u_riscv_top.core0_imem_addr[30] ,
+    \u_riscv_top.core0_imem_addr[29] ,
+    \u_riscv_top.core0_imem_addr[28] ,
+    \u_riscv_top.core0_imem_addr[27] ,
+    \u_riscv_top.core0_imem_addr[26] ,
+    \u_riscv_top.core0_imem_addr[25] ,
+    \u_riscv_top.core0_imem_addr[24] ,
+    \u_riscv_top.core0_imem_addr[23] ,
+    \u_riscv_top.core0_imem_addr[22] ,
+    \u_riscv_top.core0_imem_addr[21] ,
+    \u_riscv_top.core0_imem_addr[20] ,
+    \u_riscv_top.core0_imem_addr[19] ,
+    \u_riscv_top.core0_imem_addr[18] ,
+    \u_riscv_top.core0_imem_addr[17] ,
+    \u_riscv_top.core0_imem_addr[16] ,
+    \u_riscv_top.core0_imem_addr[15] ,
+    \u_riscv_top.core0_imem_addr[14] ,
+    \u_riscv_top.core0_imem_addr[13] ,
+    \u_riscv_top.core0_imem_addr[12] ,
+    \u_riscv_top.core0_imem_addr[11] ,
+    \u_riscv_top.core0_imem_addr[10] ,
+    \u_riscv_top.core0_imem_addr[9] ,
+    \u_riscv_top.core0_imem_addr[8] ,
+    \u_riscv_top.core0_imem_addr[7] ,
+    \u_riscv_top.core0_imem_addr[6] ,
+    \u_riscv_top.core0_imem_addr[5] ,
+    \u_riscv_top.core0_imem_addr[4] ,
+    \u_riscv_top.core0_imem_addr[3] ,
+    \u_riscv_top.core0_imem_addr[2] ,
+    \u_riscv_top.core0_imem_addr[1] ,
+    \u_riscv_top.core0_imem_addr[0] }),
+    .core2imem_bl_o({\u_riscv_top.core0_imem_bl[2] ,
+    \u_riscv_top.core0_imem_bl[1] ,
+    \u_riscv_top.core0_imem_bl[0] }),
+    .core_debug({\u_riscv_top.core0_debug[48] ,
+    \u_riscv_top.core0_debug[47] ,
+    \u_riscv_top.core0_debug[46] ,
+    \u_riscv_top.core0_debug[45] ,
+    \u_riscv_top.core0_debug[44] ,
+    \u_riscv_top.core0_debug[43] ,
+    \u_riscv_top.core0_debug[42] ,
+    \u_riscv_top.core0_debug[41] ,
+    \u_riscv_top.core0_debug[40] ,
+    \u_riscv_top.core0_debug[39] ,
+    \u_riscv_top.core0_debug[38] ,
+    \u_riscv_top.core0_debug[37] ,
+    \u_riscv_top.core0_debug[36] ,
+    \u_riscv_top.core0_debug[35] ,
+    \u_riscv_top.core0_debug[34] ,
+    \u_riscv_top.core0_debug[33] ,
+    \u_riscv_top.core0_debug[32] ,
+    \u_riscv_top.core0_debug[31] ,
+    \u_riscv_top.core0_debug[30] ,
+    \u_riscv_top.core0_debug[29] ,
+    \u_riscv_top.core0_debug[28] ,
+    \u_riscv_top.core0_debug[27] ,
+    \u_riscv_top.core0_debug[26] ,
+    \u_riscv_top.core0_debug[25] ,
+    \u_riscv_top.core0_debug[24] ,
+    \u_riscv_top.core0_debug[23] ,
+    \u_riscv_top.core0_debug[22] ,
+    \u_riscv_top.core0_debug[21] ,
+    \u_riscv_top.core0_debug[20] ,
+    \u_riscv_top.core0_debug[19] ,
+    \u_riscv_top.core0_debug[18] ,
+    \u_riscv_top.core0_debug[17] ,
+    \u_riscv_top.core0_debug[16] ,
+    \u_riscv_top.core0_debug[15] ,
+    \u_riscv_top.core0_debug[14] ,
+    \u_riscv_top.core0_debug[13] ,
+    \u_riscv_top.core0_debug[12] ,
+    \u_riscv_top.core0_debug[11] ,
+    \u_riscv_top.core0_debug[10] ,
+    \u_riscv_top.core0_debug[9] ,
+    \u_riscv_top.core0_debug[8] ,
+    \u_riscv_top.core0_debug[7] ,
+    \u_riscv_top.core0_debug[6] ,
+    \u_riscv_top.core0_debug[5] ,
+    \u_riscv_top.core0_debug[4] ,
+    \u_riscv_top.core0_debug[3] ,
+    \u_riscv_top.core0_debug[2] ,
+    \u_riscv_top.core0_debug[1] ,
+    \u_riscv_top.core0_debug[0] }),
+    .core_irq_lines_i({\u_riscv_top.irq_lines[15] ,
+    \u_riscv_top.irq_lines[14] ,
+    \u_riscv_top.irq_lines[13] ,
+    \u_riscv_top.irq_lines[12] ,
+    \u_riscv_top.irq_lines[11] ,
+    \u_riscv_top.irq_lines[10] ,
+    \u_riscv_top.irq_lines[9] ,
+    \u_riscv_top.irq_lines[8] ,
+    \u_riscv_top.irq_lines[7] ,
+    \u_riscv_top.irq_lines[6] ,
+    \u_riscv_top.irq_lines[5] ,
+    \u_riscv_top.irq_lines[4] ,
+    \u_riscv_top.irq_lines[3] ,
+    \u_riscv_top.irq_lines[2] ,
+    \u_riscv_top.irq_lines[1] ,
+    \u_riscv_top.irq_lines[0] }),
+    .core_mtimer_val_i({\u_riscv_top.timer_val[63] ,
+    \u_riscv_top.timer_val[62] ,
+    \u_riscv_top.timer_val[61] ,
+    \u_riscv_top.timer_val[60] ,
+    \u_riscv_top.timer_val[59] ,
+    \u_riscv_top.timer_val[58] ,
+    \u_riscv_top.timer_val[57] ,
+    \u_riscv_top.timer_val[56] ,
+    \u_riscv_top.timer_val[55] ,
+    \u_riscv_top.timer_val[54] ,
+    \u_riscv_top.timer_val[53] ,
+    \u_riscv_top.timer_val[52] ,
+    \u_riscv_top.timer_val[51] ,
+    \u_riscv_top.timer_val[50] ,
+    \u_riscv_top.timer_val[49] ,
+    \u_riscv_top.timer_val[48] ,
+    \u_riscv_top.timer_val[47] ,
+    \u_riscv_top.timer_val[46] ,
+    \u_riscv_top.timer_val[45] ,
+    \u_riscv_top.timer_val[44] ,
+    \u_riscv_top.timer_val[43] ,
+    \u_riscv_top.timer_val[42] ,
+    \u_riscv_top.timer_val[41] ,
+    \u_riscv_top.timer_val[40] ,
+    \u_riscv_top.timer_val[39] ,
+    \u_riscv_top.timer_val[38] ,
+    \u_riscv_top.timer_val[37] ,
+    \u_riscv_top.timer_val[36] ,
+    \u_riscv_top.timer_val[35] ,
+    \u_riscv_top.timer_val[34] ,
+    \u_riscv_top.timer_val[33] ,
+    \u_riscv_top.timer_val[32] ,
+    \u_riscv_top.timer_val[31] ,
+    \u_riscv_top.timer_val[30] ,
+    \u_riscv_top.timer_val[29] ,
+    \u_riscv_top.timer_val[28] ,
+    \u_riscv_top.timer_val[27] ,
+    \u_riscv_top.timer_val[26] ,
+    \u_riscv_top.timer_val[25] ,
+    \u_riscv_top.timer_val[24] ,
+    \u_riscv_top.timer_val[23] ,
+    \u_riscv_top.timer_val[22] ,
+    \u_riscv_top.timer_val[21] ,
+    \u_riscv_top.timer_val[20] ,
+    \u_riscv_top.timer_val[19] ,
+    \u_riscv_top.timer_val[18] ,
+    \u_riscv_top.timer_val[17] ,
+    \u_riscv_top.timer_val[16] ,
+    \u_riscv_top.timer_val[15] ,
+    \u_riscv_top.timer_val[14] ,
+    \u_riscv_top.timer_val[13] ,
+    \u_riscv_top.timer_val[12] ,
+    \u_riscv_top.timer_val[11] ,
+    \u_riscv_top.timer_val[10] ,
+    \u_riscv_top.timer_val[9] ,
+    \u_riscv_top.timer_val[8] ,
+    \u_riscv_top.timer_val[7] ,
+    \u_riscv_top.timer_val[6] ,
+    \u_riscv_top.timer_val[5] ,
+    \u_riscv_top.timer_val[4] ,
+    \u_riscv_top.timer_val[3] ,
+    \u_riscv_top.timer_val[2] ,
+    \u_riscv_top.timer_val[1] ,
+    \u_riscv_top.timer_val[0] }),
+    .core_uid({\u_riscv_top.core0_uid[1] ,
+    \u_riscv_top.core0_uid[0] }),
+    .dmem2core_rdata_i({\u_riscv_top.core0_dmem_rdata[31] ,
+    \u_riscv_top.core0_dmem_rdata[30] ,
+    \u_riscv_top.core0_dmem_rdata[29] ,
+    \u_riscv_top.core0_dmem_rdata[28] ,
+    \u_riscv_top.core0_dmem_rdata[27] ,
+    \u_riscv_top.core0_dmem_rdata[26] ,
+    \u_riscv_top.core0_dmem_rdata[25] ,
+    \u_riscv_top.core0_dmem_rdata[24] ,
+    \u_riscv_top.core0_dmem_rdata[23] ,
+    \u_riscv_top.core0_dmem_rdata[22] ,
+    \u_riscv_top.core0_dmem_rdata[21] ,
+    \u_riscv_top.core0_dmem_rdata[20] ,
+    \u_riscv_top.core0_dmem_rdata[19] ,
+    \u_riscv_top.core0_dmem_rdata[18] ,
+    \u_riscv_top.core0_dmem_rdata[17] ,
+    \u_riscv_top.core0_dmem_rdata[16] ,
+    \u_riscv_top.core0_dmem_rdata[15] ,
+    \u_riscv_top.core0_dmem_rdata[14] ,
+    \u_riscv_top.core0_dmem_rdata[13] ,
+    \u_riscv_top.core0_dmem_rdata[12] ,
+    \u_riscv_top.core0_dmem_rdata[11] ,
+    \u_riscv_top.core0_dmem_rdata[10] ,
+    \u_riscv_top.core0_dmem_rdata[9] ,
+    \u_riscv_top.core0_dmem_rdata[8] ,
+    \u_riscv_top.core0_dmem_rdata[7] ,
+    \u_riscv_top.core0_dmem_rdata[6] ,
+    \u_riscv_top.core0_dmem_rdata[5] ,
+    \u_riscv_top.core0_dmem_rdata[4] ,
+    \u_riscv_top.core0_dmem_rdata[3] ,
+    \u_riscv_top.core0_dmem_rdata[2] ,
+    \u_riscv_top.core0_dmem_rdata[1] ,
+    \u_riscv_top.core0_dmem_rdata[0] }),
+    .dmem2core_resp_i({\u_riscv_top.core0_dmem_resp[1] ,
+    \u_riscv_top.core0_dmem_resp[0] }),
+    .imem2core_rdata_i({\u_riscv_top.core0_imem_rdata[31] ,
+    \u_riscv_top.core0_imem_rdata[30] ,
+    \u_riscv_top.core0_imem_rdata[29] ,
+    \u_riscv_top.core0_imem_rdata[28] ,
+    \u_riscv_top.core0_imem_rdata[27] ,
+    \u_riscv_top.core0_imem_rdata[26] ,
+    \u_riscv_top.core0_imem_rdata[25] ,
+    \u_riscv_top.core0_imem_rdata[24] ,
+    \u_riscv_top.core0_imem_rdata[23] ,
+    \u_riscv_top.core0_imem_rdata[22] ,
+    \u_riscv_top.core0_imem_rdata[21] ,
+    \u_riscv_top.core0_imem_rdata[20] ,
+    \u_riscv_top.core0_imem_rdata[19] ,
+    \u_riscv_top.core0_imem_rdata[18] ,
+    \u_riscv_top.core0_imem_rdata[17] ,
+    \u_riscv_top.core0_imem_rdata[16] ,
+    \u_riscv_top.core0_imem_rdata[15] ,
+    \u_riscv_top.core0_imem_rdata[14] ,
+    \u_riscv_top.core0_imem_rdata[13] ,
+    \u_riscv_top.core0_imem_rdata[12] ,
+    \u_riscv_top.core0_imem_rdata[11] ,
+    \u_riscv_top.core0_imem_rdata[10] ,
+    \u_riscv_top.core0_imem_rdata[9] ,
+    \u_riscv_top.core0_imem_rdata[8] ,
+    \u_riscv_top.core0_imem_rdata[7] ,
+    \u_riscv_top.core0_imem_rdata[6] ,
+    \u_riscv_top.core0_imem_rdata[5] ,
+    \u_riscv_top.core0_imem_rdata[4] ,
+    \u_riscv_top.core0_imem_rdata[3] ,
+    \u_riscv_top.core0_imem_rdata[2] ,
+    \u_riscv_top.core0_imem_rdata[1] ,
+    \u_riscv_top.core0_imem_rdata[0] }),
+    .imem2core_resp_i({\u_riscv_top.core0_imem_resp[1] ,
+    \u_riscv_top.core0_imem_resp[0] }));
+ ycr_core_top \u_riscv_top.i_core_top_1  (.clk(\u_riscv_top.core_clk ),
+    .core2dmem_cmd_o(\u_riscv_top.core1_dmem_cmd ),
+    .core2dmem_req_o(\u_riscv_top.core1_dmem_req ),
+    .core2imem_cmd_o(\u_riscv_top.core1_imem_cmd ),
+    .core2imem_req_o(\u_riscv_top.core1_imem_req ),
+    .core_irq_mtimer_i(\u_riscv_top.timer_irq ),
+    .core_irq_soft_i(\u_riscv_top.soft_irq ),
+    .cpu_rst_n(\u_riscv_top.cpu_core_rst_n_sync[1] ),
+    .dmem2core_req_ack_i(\u_riscv_top.core1_dmem_req_ack ),
+    .imem2core_req_ack_i(\u_riscv_top.core1_imem_req_ack ),
+    .pwrup_rst_n(\u_riscv_top.pwrup_rst_n_sync ),
+    .rst_n(\u_riscv_top.rst_n_sync ),
+    .test_mode(\u_riscv_top.test_mode ),
+    .test_rst_n(\u_riscv_top.test_rst_n ),
+    .vccd1(vccd1),
+    .vssd1(vssd1),
+    .core2dmem_addr_o({\u_riscv_top.core1_dmem_addr[31] ,
+    \u_riscv_top.core1_dmem_addr[30] ,
+    \u_riscv_top.core1_dmem_addr[29] ,
+    \u_riscv_top.core1_dmem_addr[28] ,
+    \u_riscv_top.core1_dmem_addr[27] ,
+    \u_riscv_top.core1_dmem_addr[26] ,
+    \u_riscv_top.core1_dmem_addr[25] ,
+    \u_riscv_top.core1_dmem_addr[24] ,
+    \u_riscv_top.core1_dmem_addr[23] ,
+    \u_riscv_top.core1_dmem_addr[22] ,
+    \u_riscv_top.core1_dmem_addr[21] ,
+    \u_riscv_top.core1_dmem_addr[20] ,
+    \u_riscv_top.core1_dmem_addr[19] ,
+    \u_riscv_top.core1_dmem_addr[18] ,
+    \u_riscv_top.core1_dmem_addr[17] ,
+    \u_riscv_top.core1_dmem_addr[16] ,
+    \u_riscv_top.core1_dmem_addr[15] ,
+    \u_riscv_top.core1_dmem_addr[14] ,
+    \u_riscv_top.core1_dmem_addr[13] ,
+    \u_riscv_top.core1_dmem_addr[12] ,
+    \u_riscv_top.core1_dmem_addr[11] ,
+    \u_riscv_top.core1_dmem_addr[10] ,
+    \u_riscv_top.core1_dmem_addr[9] ,
+    \u_riscv_top.core1_dmem_addr[8] ,
+    \u_riscv_top.core1_dmem_addr[7] ,
+    \u_riscv_top.core1_dmem_addr[6] ,
+    \u_riscv_top.core1_dmem_addr[5] ,
+    \u_riscv_top.core1_dmem_addr[4] ,
+    \u_riscv_top.core1_dmem_addr[3] ,
+    \u_riscv_top.core1_dmem_addr[2] ,
+    \u_riscv_top.core1_dmem_addr[1] ,
+    \u_riscv_top.core1_dmem_addr[0] }),
+    .core2dmem_wdata_o({\u_riscv_top.core1_dmem_wdata[31] ,
+    \u_riscv_top.core1_dmem_wdata[30] ,
+    \u_riscv_top.core1_dmem_wdata[29] ,
+    \u_riscv_top.core1_dmem_wdata[28] ,
+    \u_riscv_top.core1_dmem_wdata[27] ,
+    \u_riscv_top.core1_dmem_wdata[26] ,
+    \u_riscv_top.core1_dmem_wdata[25] ,
+    \u_riscv_top.core1_dmem_wdata[24] ,
+    \u_riscv_top.core1_dmem_wdata[23] ,
+    \u_riscv_top.core1_dmem_wdata[22] ,
+    \u_riscv_top.core1_dmem_wdata[21] ,
+    \u_riscv_top.core1_dmem_wdata[20] ,
+    \u_riscv_top.core1_dmem_wdata[19] ,
+    \u_riscv_top.core1_dmem_wdata[18] ,
+    \u_riscv_top.core1_dmem_wdata[17] ,
+    \u_riscv_top.core1_dmem_wdata[16] ,
+    \u_riscv_top.core1_dmem_wdata[15] ,
+    \u_riscv_top.core1_dmem_wdata[14] ,
+    \u_riscv_top.core1_dmem_wdata[13] ,
+    \u_riscv_top.core1_dmem_wdata[12] ,
+    \u_riscv_top.core1_dmem_wdata[11] ,
+    \u_riscv_top.core1_dmem_wdata[10] ,
+    \u_riscv_top.core1_dmem_wdata[9] ,
+    \u_riscv_top.core1_dmem_wdata[8] ,
+    \u_riscv_top.core1_dmem_wdata[7] ,
+    \u_riscv_top.core1_dmem_wdata[6] ,
+    \u_riscv_top.core1_dmem_wdata[5] ,
+    \u_riscv_top.core1_dmem_wdata[4] ,
+    \u_riscv_top.core1_dmem_wdata[3] ,
+    \u_riscv_top.core1_dmem_wdata[2] ,
+    \u_riscv_top.core1_dmem_wdata[1] ,
+    \u_riscv_top.core1_dmem_wdata[0] }),
+    .core2dmem_width_o({\u_riscv_top.core1_dmem_width[1] ,
+    \u_riscv_top.core1_dmem_width[0] }),
+    .core2imem_addr_o({\u_riscv_top.core1_imem_addr[31] ,
+    \u_riscv_top.core1_imem_addr[30] ,
+    \u_riscv_top.core1_imem_addr[29] ,
+    \u_riscv_top.core1_imem_addr[28] ,
+    \u_riscv_top.core1_imem_addr[27] ,
+    \u_riscv_top.core1_imem_addr[26] ,
+    \u_riscv_top.core1_imem_addr[25] ,
+    \u_riscv_top.core1_imem_addr[24] ,
+    \u_riscv_top.core1_imem_addr[23] ,
+    \u_riscv_top.core1_imem_addr[22] ,
+    \u_riscv_top.core1_imem_addr[21] ,
+    \u_riscv_top.core1_imem_addr[20] ,
+    \u_riscv_top.core1_imem_addr[19] ,
+    \u_riscv_top.core1_imem_addr[18] ,
+    \u_riscv_top.core1_imem_addr[17] ,
+    \u_riscv_top.core1_imem_addr[16] ,
+    \u_riscv_top.core1_imem_addr[15] ,
+    \u_riscv_top.core1_imem_addr[14] ,
+    \u_riscv_top.core1_imem_addr[13] ,
+    \u_riscv_top.core1_imem_addr[12] ,
+    \u_riscv_top.core1_imem_addr[11] ,
+    \u_riscv_top.core1_imem_addr[10] ,
+    \u_riscv_top.core1_imem_addr[9] ,
+    \u_riscv_top.core1_imem_addr[8] ,
+    \u_riscv_top.core1_imem_addr[7] ,
+    \u_riscv_top.core1_imem_addr[6] ,
+    \u_riscv_top.core1_imem_addr[5] ,
+    \u_riscv_top.core1_imem_addr[4] ,
+    \u_riscv_top.core1_imem_addr[3] ,
+    \u_riscv_top.core1_imem_addr[2] ,
+    \u_riscv_top.core1_imem_addr[1] ,
+    \u_riscv_top.core1_imem_addr[0] }),
+    .core2imem_bl_o({\u_riscv_top.core1_imem_bl[2] ,
+    \u_riscv_top.core1_imem_bl[1] ,
+    \u_riscv_top.core1_imem_bl[0] }),
+    .core_debug({\u_riscv_top.core1_debug[48] ,
+    \u_riscv_top.core1_debug[47] ,
+    \u_riscv_top.core1_debug[46] ,
+    \u_riscv_top.core1_debug[45] ,
+    \u_riscv_top.core1_debug[44] ,
+    \u_riscv_top.core1_debug[43] ,
+    \u_riscv_top.core1_debug[42] ,
+    \u_riscv_top.core1_debug[41] ,
+    \u_riscv_top.core1_debug[40] ,
+    \u_riscv_top.core1_debug[39] ,
+    \u_riscv_top.core1_debug[38] ,
+    \u_riscv_top.core1_debug[37] ,
+    \u_riscv_top.core1_debug[36] ,
+    \u_riscv_top.core1_debug[35] ,
+    \u_riscv_top.core1_debug[34] ,
+    \u_riscv_top.core1_debug[33] ,
+    \u_riscv_top.core1_debug[32] ,
+    \u_riscv_top.core1_debug[31] ,
+    \u_riscv_top.core1_debug[30] ,
+    \u_riscv_top.core1_debug[29] ,
+    \u_riscv_top.core1_debug[28] ,
+    \u_riscv_top.core1_debug[27] ,
+    \u_riscv_top.core1_debug[26] ,
+    \u_riscv_top.core1_debug[25] ,
+    \u_riscv_top.core1_debug[24] ,
+    \u_riscv_top.core1_debug[23] ,
+    \u_riscv_top.core1_debug[22] ,
+    \u_riscv_top.core1_debug[21] ,
+    \u_riscv_top.core1_debug[20] ,
+    \u_riscv_top.core1_debug[19] ,
+    \u_riscv_top.core1_debug[18] ,
+    \u_riscv_top.core1_debug[17] ,
+    \u_riscv_top.core1_debug[16] ,
+    \u_riscv_top.core1_debug[15] ,
+    \u_riscv_top.core1_debug[14] ,
+    \u_riscv_top.core1_debug[13] ,
+    \u_riscv_top.core1_debug[12] ,
+    \u_riscv_top.core1_debug[11] ,
+    \u_riscv_top.core1_debug[10] ,
+    \u_riscv_top.core1_debug[9] ,
+    \u_riscv_top.core1_debug[8] ,
+    \u_riscv_top.core1_debug[7] ,
+    \u_riscv_top.core1_debug[6] ,
+    \u_riscv_top.core1_debug[5] ,
+    \u_riscv_top.core1_debug[4] ,
+    \u_riscv_top.core1_debug[3] ,
+    \u_riscv_top.core1_debug[2] ,
+    \u_riscv_top.core1_debug[1] ,
+    \u_riscv_top.core1_debug[0] }),
+    .core_irq_lines_i({\u_riscv_top.irq_lines[15] ,
+    \u_riscv_top.irq_lines[14] ,
+    \u_riscv_top.irq_lines[13] ,
+    \u_riscv_top.irq_lines[12] ,
+    \u_riscv_top.irq_lines[11] ,
+    \u_riscv_top.irq_lines[10] ,
+    \u_riscv_top.irq_lines[9] ,
+    \u_riscv_top.irq_lines[8] ,
+    \u_riscv_top.irq_lines[7] ,
+    \u_riscv_top.irq_lines[6] ,
+    \u_riscv_top.irq_lines[5] ,
+    \u_riscv_top.irq_lines[4] ,
+    \u_riscv_top.irq_lines[3] ,
+    \u_riscv_top.irq_lines[2] ,
+    \u_riscv_top.irq_lines[1] ,
+    \u_riscv_top.irq_lines[0] }),
+    .core_mtimer_val_i({\u_riscv_top.timer_val[63] ,
+    \u_riscv_top.timer_val[62] ,
+    \u_riscv_top.timer_val[61] ,
+    \u_riscv_top.timer_val[60] ,
+    \u_riscv_top.timer_val[59] ,
+    \u_riscv_top.timer_val[58] ,
+    \u_riscv_top.timer_val[57] ,
+    \u_riscv_top.timer_val[56] ,
+    \u_riscv_top.timer_val[55] ,
+    \u_riscv_top.timer_val[54] ,
+    \u_riscv_top.timer_val[53] ,
+    \u_riscv_top.timer_val[52] ,
+    \u_riscv_top.timer_val[51] ,
+    \u_riscv_top.timer_val[50] ,
+    \u_riscv_top.timer_val[49] ,
+    \u_riscv_top.timer_val[48] ,
+    \u_riscv_top.timer_val[47] ,
+    \u_riscv_top.timer_val[46] ,
+    \u_riscv_top.timer_val[45] ,
+    \u_riscv_top.timer_val[44] ,
+    \u_riscv_top.timer_val[43] ,
+    \u_riscv_top.timer_val[42] ,
+    \u_riscv_top.timer_val[41] ,
+    \u_riscv_top.timer_val[40] ,
+    \u_riscv_top.timer_val[39] ,
+    \u_riscv_top.timer_val[38] ,
+    \u_riscv_top.timer_val[37] ,
+    \u_riscv_top.timer_val[36] ,
+    \u_riscv_top.timer_val[35] ,
+    \u_riscv_top.timer_val[34] ,
+    \u_riscv_top.timer_val[33] ,
+    \u_riscv_top.timer_val[32] ,
+    \u_riscv_top.timer_val[31] ,
+    \u_riscv_top.timer_val[30] ,
+    \u_riscv_top.timer_val[29] ,
+    \u_riscv_top.timer_val[28] ,
+    \u_riscv_top.timer_val[27] ,
+    \u_riscv_top.timer_val[26] ,
+    \u_riscv_top.timer_val[25] ,
+    \u_riscv_top.timer_val[24] ,
+    \u_riscv_top.timer_val[23] ,
+    \u_riscv_top.timer_val[22] ,
+    \u_riscv_top.timer_val[21] ,
+    \u_riscv_top.timer_val[20] ,
+    \u_riscv_top.timer_val[19] ,
+    \u_riscv_top.timer_val[18] ,
+    \u_riscv_top.timer_val[17] ,
+    \u_riscv_top.timer_val[16] ,
+    \u_riscv_top.timer_val[15] ,
+    \u_riscv_top.timer_val[14] ,
+    \u_riscv_top.timer_val[13] ,
+    \u_riscv_top.timer_val[12] ,
+    \u_riscv_top.timer_val[11] ,
+    \u_riscv_top.timer_val[10] ,
+    \u_riscv_top.timer_val[9] ,
+    \u_riscv_top.timer_val[8] ,
+    \u_riscv_top.timer_val[7] ,
+    \u_riscv_top.timer_val[6] ,
+    \u_riscv_top.timer_val[5] ,
+    \u_riscv_top.timer_val[4] ,
+    \u_riscv_top.timer_val[3] ,
+    \u_riscv_top.timer_val[2] ,
+    \u_riscv_top.timer_val[1] ,
+    \u_riscv_top.timer_val[0] }),
+    .core_uid({\u_riscv_top.core1_uid[1] ,
+    \u_riscv_top.core1_uid[0] }),
+    .dmem2core_rdata_i({\u_riscv_top.core1_dmem_rdata[31] ,
+    \u_riscv_top.core1_dmem_rdata[30] ,
+    \u_riscv_top.core1_dmem_rdata[29] ,
+    \u_riscv_top.core1_dmem_rdata[28] ,
+    \u_riscv_top.core1_dmem_rdata[27] ,
+    \u_riscv_top.core1_dmem_rdata[26] ,
+    \u_riscv_top.core1_dmem_rdata[25] ,
+    \u_riscv_top.core1_dmem_rdata[24] ,
+    \u_riscv_top.core1_dmem_rdata[23] ,
+    \u_riscv_top.core1_dmem_rdata[22] ,
+    \u_riscv_top.core1_dmem_rdata[21] ,
+    \u_riscv_top.core1_dmem_rdata[20] ,
+    \u_riscv_top.core1_dmem_rdata[19] ,
+    \u_riscv_top.core1_dmem_rdata[18] ,
+    \u_riscv_top.core1_dmem_rdata[17] ,
+    \u_riscv_top.core1_dmem_rdata[16] ,
+    \u_riscv_top.core1_dmem_rdata[15] ,
+    \u_riscv_top.core1_dmem_rdata[14] ,
+    \u_riscv_top.core1_dmem_rdata[13] ,
+    \u_riscv_top.core1_dmem_rdata[12] ,
+    \u_riscv_top.core1_dmem_rdata[11] ,
+    \u_riscv_top.core1_dmem_rdata[10] ,
+    \u_riscv_top.core1_dmem_rdata[9] ,
+    \u_riscv_top.core1_dmem_rdata[8] ,
+    \u_riscv_top.core1_dmem_rdata[7] ,
+    \u_riscv_top.core1_dmem_rdata[6] ,
+    \u_riscv_top.core1_dmem_rdata[5] ,
+    \u_riscv_top.core1_dmem_rdata[4] ,
+    \u_riscv_top.core1_dmem_rdata[3] ,
+    \u_riscv_top.core1_dmem_rdata[2] ,
+    \u_riscv_top.core1_dmem_rdata[1] ,
+    \u_riscv_top.core1_dmem_rdata[0] }),
+    .dmem2core_resp_i({\u_riscv_top.core1_dmem_resp[1] ,
+    \u_riscv_top.core1_dmem_resp[0] }),
+    .imem2core_rdata_i({\u_riscv_top.core1_imem_rdata[31] ,
+    \u_riscv_top.core1_imem_rdata[30] ,
+    \u_riscv_top.core1_imem_rdata[29] ,
+    \u_riscv_top.core1_imem_rdata[28] ,
+    \u_riscv_top.core1_imem_rdata[27] ,
+    \u_riscv_top.core1_imem_rdata[26] ,
+    \u_riscv_top.core1_imem_rdata[25] ,
+    \u_riscv_top.core1_imem_rdata[24] ,
+    \u_riscv_top.core1_imem_rdata[23] ,
+    \u_riscv_top.core1_imem_rdata[22] ,
+    \u_riscv_top.core1_imem_rdata[21] ,
+    \u_riscv_top.core1_imem_rdata[20] ,
+    \u_riscv_top.core1_imem_rdata[19] ,
+    \u_riscv_top.core1_imem_rdata[18] ,
+    \u_riscv_top.core1_imem_rdata[17] ,
+    \u_riscv_top.core1_imem_rdata[16] ,
+    \u_riscv_top.core1_imem_rdata[15] ,
+    \u_riscv_top.core1_imem_rdata[14] ,
+    \u_riscv_top.core1_imem_rdata[13] ,
+    \u_riscv_top.core1_imem_rdata[12] ,
+    \u_riscv_top.core1_imem_rdata[11] ,
+    \u_riscv_top.core1_imem_rdata[10] ,
+    \u_riscv_top.core1_imem_rdata[9] ,
+    \u_riscv_top.core1_imem_rdata[8] ,
+    \u_riscv_top.core1_imem_rdata[7] ,
+    \u_riscv_top.core1_imem_rdata[6] ,
+    \u_riscv_top.core1_imem_rdata[5] ,
+    \u_riscv_top.core1_imem_rdata[4] ,
+    \u_riscv_top.core1_imem_rdata[3] ,
+    \u_riscv_top.core1_imem_rdata[2] ,
+    \u_riscv_top.core1_imem_rdata[1] ,
+    \u_riscv_top.core1_imem_rdata[0] }),
+    .imem2core_resp_i({\u_riscv_top.core1_imem_resp[1] ,
+    \u_riscv_top.core1_imem_resp[0] }));
+ ycr2_mintf \u_riscv_top.u_mintf  (.core0_dmem_cmd(\u_riscv_top.core0_dmem_cmd ),
+    .core0_dmem_req(\u_riscv_top.core0_dmem_req ),
+    .core0_dmem_req_ack(\u_riscv_top.core0_dmem_req_ack ),
+    .core0_imem_cmd(\u_riscv_top.core0_imem_cmd ),
+    .core0_imem_req(\u_riscv_top.core0_imem_req ),
+    .core0_imem_req_ack(\u_riscv_top.core0_imem_req_ack ),
+    .core1_dmem_cmd(\u_riscv_top.core1_dmem_cmd ),
+    .core1_dmem_req(\u_riscv_top.core1_dmem_req ),
+    .core1_dmem_req_ack(\u_riscv_top.core1_dmem_req_ack ),
+    .core1_imem_cmd(\u_riscv_top.core1_imem_cmd ),
+    .core1_imem_req(\u_riscv_top.core1_imem_req ),
+    .core1_imem_req_ack(\u_riscv_top.core1_imem_req_ack ),
+    .core_clk(\u_riscv_top.core_clk ),
+    .cpu_intf_rst_n(\u_riscv_top.cpu_intf_rst_n ),
+    .dcache_mem_clk0(\u_riscv_top.dcache_mem_clk0 ),
+    .dcache_mem_clk1(\u_riscv_top.dcache_mem_clk1 ),
+    .dcache_mem_csb0(\u_riscv_top.dcache_mem_csb0 ),
+    .dcache_mem_csb1(\u_riscv_top.dcache_mem_csb1 ),
+    .dcache_mem_web0(\u_riscv_top.dcache_mem_web0 ),
+    .icache_mem_clk0(\u_riscv_top.icache_mem_clk0 ),
+    .icache_mem_clk1(\u_riscv_top.icache_mem_clk1 ),
+    .icache_mem_csb0(\u_riscv_top.icache_mem_csb0 ),
+    .icache_mem_csb1(\u_riscv_top.icache_mem_csb1 ),
+    .icache_mem_web0(\u_riscv_top.icache_mem_web0 ),
+    .pwrup_rst_n(\u_riscv_top.pwrup_rst_n ),
+    .pwrup_rst_n_sync(\u_riscv_top.pwrup_rst_n_sync ),
+    .rst_n(\u_riscv_top.pwrup_rst_n ),
+    .rst_n_sync(\u_riscv_top.rst_n_sync ),
+    .rtc_clk(\u_riscv_top.rtc_clk ),
+    .sram0_clk0(\u_riscv_top.sram0_clk0 ),
+    .sram0_clk1(\u_riscv_top.sram0_clk1 ),
+    .sram0_csb0(\u_riscv_top.sram0_csb0 ),
+    .sram0_csb1(\u_riscv_top.sram0_csb1 ),
+    .sram0_web0(\u_riscv_top.sram0_web0 ),
+    .test_mode(\u_riscv_top.test_mode ),
+    .test_rst_n(\u_riscv_top.test_rst_n ),
+    .timer_irq(\u_riscv_top.timer_irq ),
+    .vccd1(vccd1),
+    .vssd1(vssd1),
+    .wb_clk(\u_riscv_top.wb_clk ),
+    .wb_dcache_ack_i(\u_riscv_top.wb_dcache_ack_i ),
+    .wb_dcache_bry_o(\u_riscv_top.wb_dcache_bry_o ),
+    .wb_dcache_err_i(\u_riscv_top.wb_dcache_err_i ),
+    .wb_dcache_lack_i(\u_riscv_top.wb_dcache_lack_i ),
+    .wb_dcache_stb_o(\u_riscv_top.wb_dcache_stb_o ),
+    .wb_dcache_we_o(\u_riscv_top.wb_dcache_we_o ),
+    .wb_icache_ack_i(\u_riscv_top.wb_icache_ack_i ),
+    .wb_icache_bry_o(\u_riscv_top.wb_icache_bry_o ),
+    .wb_icache_err_i(\u_riscv_top.wb_icache_err_i ),
+    .wb_icache_lack_i(\u_riscv_top.wb_icache_lack_i ),
+    .wb_icache_stb_o(\u_riscv_top.wb_icache_stb_o ),
+    .wb_icache_we_o(\u_riscv_top.wb_icache_we_o ),
+    .wb_rst_n(\u_riscv_top.pwrup_rst_n ),
+    .wbd_clk_int(\u_riscv_top.wbd_clk_int ),
+    .wbd_clk_riscv(\u_riscv_top.wb_clk ),
+    .wbd_dmem_ack_i(\u_riscv_top.wbd_dmem_ack_i ),
+    .wbd_dmem_err_i(\u_riscv_top.wbd_dmem_err_i ),
+    .wbd_dmem_stb_o(\u_riscv_top.wbd_dmem_stb_o ),
+    .wbd_dmem_we_o(\u_riscv_top.wbd_dmem_we_o ),
+    .cfg_cska_riscv({\u_riscv_top.cfg_cska_riscv[3] ,
+    \u_riscv_top.cfg_cska_riscv[2] ,
+    \u_riscv_top.cfg_cska_riscv[1] ,
+    \u_riscv_top.cfg_cska_riscv[0] }),
+    .core0_debug({\u_riscv_top.core0_debug[48] ,
+    \u_riscv_top.core0_debug[47] ,
+    \u_riscv_top.core0_debug[46] ,
+    \u_riscv_top.core0_debug[45] ,
+    \u_riscv_top.core0_debug[44] ,
+    \u_riscv_top.core0_debug[43] ,
+    \u_riscv_top.core0_debug[42] ,
+    \u_riscv_top.core0_debug[41] ,
+    \u_riscv_top.core0_debug[40] ,
+    \u_riscv_top.core0_debug[39] ,
+    \u_riscv_top.core0_debug[38] ,
+    \u_riscv_top.core0_debug[37] ,
+    \u_riscv_top.core0_debug[36] ,
+    \u_riscv_top.core0_debug[35] ,
+    \u_riscv_top.core0_debug[34] ,
+    \u_riscv_top.core0_debug[33] ,
+    \u_riscv_top.core0_debug[32] ,
+    \u_riscv_top.core0_debug[31] ,
+    \u_riscv_top.core0_debug[30] ,
+    \u_riscv_top.core0_debug[29] ,
+    \u_riscv_top.core0_debug[28] ,
+    \u_riscv_top.core0_debug[27] ,
+    \u_riscv_top.core0_debug[26] ,
+    \u_riscv_top.core0_debug[25] ,
+    \u_riscv_top.core0_debug[24] ,
+    \u_riscv_top.core0_debug[23] ,
+    \u_riscv_top.core0_debug[22] ,
+    \u_riscv_top.core0_debug[21] ,
+    \u_riscv_top.core0_debug[20] ,
+    \u_riscv_top.core0_debug[19] ,
+    \u_riscv_top.core0_debug[18] ,
+    \u_riscv_top.core0_debug[17] ,
+    \u_riscv_top.core0_debug[16] ,
+    \u_riscv_top.core0_debug[15] ,
+    \u_riscv_top.core0_debug[14] ,
+    \u_riscv_top.core0_debug[13] ,
+    \u_riscv_top.core0_debug[12] ,
+    \u_riscv_top.core0_debug[11] ,
+    \u_riscv_top.core0_debug[10] ,
+    \u_riscv_top.core0_debug[9] ,
+    \u_riscv_top.core0_debug[8] ,
+    \u_riscv_top.core0_debug[7] ,
+    \u_riscv_top.core0_debug[6] ,
+    \u_riscv_top.core0_debug[5] ,
+    \u_riscv_top.core0_debug[4] ,
+    \u_riscv_top.core0_debug[3] ,
+    \u_riscv_top.core0_debug[2] ,
+    \u_riscv_top.core0_debug[1] ,
+    \u_riscv_top.core0_debug[0] }),
+    .core0_dmem_addr({\u_riscv_top.core0_dmem_addr[31] ,
+    \u_riscv_top.core0_dmem_addr[30] ,
+    \u_riscv_top.core0_dmem_addr[29] ,
+    \u_riscv_top.core0_dmem_addr[28] ,
+    \u_riscv_top.core0_dmem_addr[27] ,
+    \u_riscv_top.core0_dmem_addr[26] ,
+    \u_riscv_top.core0_dmem_addr[25] ,
+    \u_riscv_top.core0_dmem_addr[24] ,
+    \u_riscv_top.core0_dmem_addr[23] ,
+    \u_riscv_top.core0_dmem_addr[22] ,
+    \u_riscv_top.core0_dmem_addr[21] ,
+    \u_riscv_top.core0_dmem_addr[20] ,
+    \u_riscv_top.core0_dmem_addr[19] ,
+    \u_riscv_top.core0_dmem_addr[18] ,
+    \u_riscv_top.core0_dmem_addr[17] ,
+    \u_riscv_top.core0_dmem_addr[16] ,
+    \u_riscv_top.core0_dmem_addr[15] ,
+    \u_riscv_top.core0_dmem_addr[14] ,
+    \u_riscv_top.core0_dmem_addr[13] ,
+    \u_riscv_top.core0_dmem_addr[12] ,
+    \u_riscv_top.core0_dmem_addr[11] ,
+    \u_riscv_top.core0_dmem_addr[10] ,
+    \u_riscv_top.core0_dmem_addr[9] ,
+    \u_riscv_top.core0_dmem_addr[8] ,
+    \u_riscv_top.core0_dmem_addr[7] ,
+    \u_riscv_top.core0_dmem_addr[6] ,
+    \u_riscv_top.core0_dmem_addr[5] ,
+    \u_riscv_top.core0_dmem_addr[4] ,
+    \u_riscv_top.core0_dmem_addr[3] ,
+    \u_riscv_top.core0_dmem_addr[2] ,
+    \u_riscv_top.core0_dmem_addr[1] ,
+    \u_riscv_top.core0_dmem_addr[0] }),
+    .core0_dmem_rdata({\u_riscv_top.core0_dmem_rdata[31] ,
+    \u_riscv_top.core0_dmem_rdata[30] ,
+    \u_riscv_top.core0_dmem_rdata[29] ,
+    \u_riscv_top.core0_dmem_rdata[28] ,
+    \u_riscv_top.core0_dmem_rdata[27] ,
+    \u_riscv_top.core0_dmem_rdata[26] ,
+    \u_riscv_top.core0_dmem_rdata[25] ,
+    \u_riscv_top.core0_dmem_rdata[24] ,
+    \u_riscv_top.core0_dmem_rdata[23] ,
+    \u_riscv_top.core0_dmem_rdata[22] ,
+    \u_riscv_top.core0_dmem_rdata[21] ,
+    \u_riscv_top.core0_dmem_rdata[20] ,
+    \u_riscv_top.core0_dmem_rdata[19] ,
+    \u_riscv_top.core0_dmem_rdata[18] ,
+    \u_riscv_top.core0_dmem_rdata[17] ,
+    \u_riscv_top.core0_dmem_rdata[16] ,
+    \u_riscv_top.core0_dmem_rdata[15] ,
+    \u_riscv_top.core0_dmem_rdata[14] ,
+    \u_riscv_top.core0_dmem_rdata[13] ,
+    \u_riscv_top.core0_dmem_rdata[12] ,
+    \u_riscv_top.core0_dmem_rdata[11] ,
+    \u_riscv_top.core0_dmem_rdata[10] ,
+    \u_riscv_top.core0_dmem_rdata[9] ,
+    \u_riscv_top.core0_dmem_rdata[8] ,
+    \u_riscv_top.core0_dmem_rdata[7] ,
+    \u_riscv_top.core0_dmem_rdata[6] ,
+    \u_riscv_top.core0_dmem_rdata[5] ,
+    \u_riscv_top.core0_dmem_rdata[4] ,
+    \u_riscv_top.core0_dmem_rdata[3] ,
+    \u_riscv_top.core0_dmem_rdata[2] ,
+    \u_riscv_top.core0_dmem_rdata[1] ,
+    \u_riscv_top.core0_dmem_rdata[0] }),
+    .core0_dmem_resp({\u_riscv_top.core0_dmem_resp[1] ,
+    \u_riscv_top.core0_dmem_resp[0] }),
+    .core0_dmem_wdata({\u_riscv_top.core0_dmem_wdata[31] ,
+    \u_riscv_top.core0_dmem_wdata[30] ,
+    \u_riscv_top.core0_dmem_wdata[29] ,
+    \u_riscv_top.core0_dmem_wdata[28] ,
+    \u_riscv_top.core0_dmem_wdata[27] ,
+    \u_riscv_top.core0_dmem_wdata[26] ,
+    \u_riscv_top.core0_dmem_wdata[25] ,
+    \u_riscv_top.core0_dmem_wdata[24] ,
+    \u_riscv_top.core0_dmem_wdata[23] ,
+    \u_riscv_top.core0_dmem_wdata[22] ,
+    \u_riscv_top.core0_dmem_wdata[21] ,
+    \u_riscv_top.core0_dmem_wdata[20] ,
+    \u_riscv_top.core0_dmem_wdata[19] ,
+    \u_riscv_top.core0_dmem_wdata[18] ,
+    \u_riscv_top.core0_dmem_wdata[17] ,
+    \u_riscv_top.core0_dmem_wdata[16] ,
+    \u_riscv_top.core0_dmem_wdata[15] ,
+    \u_riscv_top.core0_dmem_wdata[14] ,
+    \u_riscv_top.core0_dmem_wdata[13] ,
+    \u_riscv_top.core0_dmem_wdata[12] ,
+    \u_riscv_top.core0_dmem_wdata[11] ,
+    \u_riscv_top.core0_dmem_wdata[10] ,
+    \u_riscv_top.core0_dmem_wdata[9] ,
+    \u_riscv_top.core0_dmem_wdata[8] ,
+    \u_riscv_top.core0_dmem_wdata[7] ,
+    \u_riscv_top.core0_dmem_wdata[6] ,
+    \u_riscv_top.core0_dmem_wdata[5] ,
+    \u_riscv_top.core0_dmem_wdata[4] ,
+    \u_riscv_top.core0_dmem_wdata[3] ,
+    \u_riscv_top.core0_dmem_wdata[2] ,
+    \u_riscv_top.core0_dmem_wdata[1] ,
+    \u_riscv_top.core0_dmem_wdata[0] }),
+    .core0_dmem_width({\u_riscv_top.core0_dmem_width[1] ,
+    \u_riscv_top.core0_dmem_width[0] }),
+    .core0_imem_addr({\u_riscv_top.core0_imem_addr[31] ,
+    \u_riscv_top.core0_imem_addr[30] ,
+    \u_riscv_top.core0_imem_addr[29] ,
+    \u_riscv_top.core0_imem_addr[28] ,
+    \u_riscv_top.core0_imem_addr[27] ,
+    \u_riscv_top.core0_imem_addr[26] ,
+    \u_riscv_top.core0_imem_addr[25] ,
+    \u_riscv_top.core0_imem_addr[24] ,
+    \u_riscv_top.core0_imem_addr[23] ,
+    \u_riscv_top.core0_imem_addr[22] ,
+    \u_riscv_top.core0_imem_addr[21] ,
+    \u_riscv_top.core0_imem_addr[20] ,
+    \u_riscv_top.core0_imem_addr[19] ,
+    \u_riscv_top.core0_imem_addr[18] ,
+    \u_riscv_top.core0_imem_addr[17] ,
+    \u_riscv_top.core0_imem_addr[16] ,
+    \u_riscv_top.core0_imem_addr[15] ,
+    \u_riscv_top.core0_imem_addr[14] ,
+    \u_riscv_top.core0_imem_addr[13] ,
+    \u_riscv_top.core0_imem_addr[12] ,
+    \u_riscv_top.core0_imem_addr[11] ,
+    \u_riscv_top.core0_imem_addr[10] ,
+    \u_riscv_top.core0_imem_addr[9] ,
+    \u_riscv_top.core0_imem_addr[8] ,
+    \u_riscv_top.core0_imem_addr[7] ,
+    \u_riscv_top.core0_imem_addr[6] ,
+    \u_riscv_top.core0_imem_addr[5] ,
+    \u_riscv_top.core0_imem_addr[4] ,
+    \u_riscv_top.core0_imem_addr[3] ,
+    \u_riscv_top.core0_imem_addr[2] ,
+    \u_riscv_top.core0_imem_addr[1] ,
+    \u_riscv_top.core0_imem_addr[0] }),
+    .core0_imem_bl({\u_riscv_top.core0_imem_bl[2] ,
+    \u_riscv_top.core0_imem_bl[1] ,
+    \u_riscv_top.core0_imem_bl[0] }),
+    .core0_imem_rdata({\u_riscv_top.core0_imem_rdata[31] ,
+    \u_riscv_top.core0_imem_rdata[30] ,
+    \u_riscv_top.core0_imem_rdata[29] ,
+    \u_riscv_top.core0_imem_rdata[28] ,
+    \u_riscv_top.core0_imem_rdata[27] ,
+    \u_riscv_top.core0_imem_rdata[26] ,
+    \u_riscv_top.core0_imem_rdata[25] ,
+    \u_riscv_top.core0_imem_rdata[24] ,
+    \u_riscv_top.core0_imem_rdata[23] ,
+    \u_riscv_top.core0_imem_rdata[22] ,
+    \u_riscv_top.core0_imem_rdata[21] ,
+    \u_riscv_top.core0_imem_rdata[20] ,
+    \u_riscv_top.core0_imem_rdata[19] ,
+    \u_riscv_top.core0_imem_rdata[18] ,
+    \u_riscv_top.core0_imem_rdata[17] ,
+    \u_riscv_top.core0_imem_rdata[16] ,
+    \u_riscv_top.core0_imem_rdata[15] ,
+    \u_riscv_top.core0_imem_rdata[14] ,
+    \u_riscv_top.core0_imem_rdata[13] ,
+    \u_riscv_top.core0_imem_rdata[12] ,
+    \u_riscv_top.core0_imem_rdata[11] ,
+    \u_riscv_top.core0_imem_rdata[10] ,
+    \u_riscv_top.core0_imem_rdata[9] ,
+    \u_riscv_top.core0_imem_rdata[8] ,
+    \u_riscv_top.core0_imem_rdata[7] ,
+    \u_riscv_top.core0_imem_rdata[6] ,
+    \u_riscv_top.core0_imem_rdata[5] ,
+    \u_riscv_top.core0_imem_rdata[4] ,
+    \u_riscv_top.core0_imem_rdata[3] ,
+    \u_riscv_top.core0_imem_rdata[2] ,
+    \u_riscv_top.core0_imem_rdata[1] ,
+    \u_riscv_top.core0_imem_rdata[0] }),
+    .core0_imem_resp({\u_riscv_top.core0_imem_resp[1] ,
+    \u_riscv_top.core0_imem_resp[0] }),
+    .core0_uid({\u_riscv_top.core0_uid[1] ,
+    \u_riscv_top.core0_uid[0] }),
+    .core1_debug({\u_riscv_top.core1_debug[48] ,
+    \u_riscv_top.core1_debug[47] ,
+    \u_riscv_top.core1_debug[46] ,
+    \u_riscv_top.core1_debug[45] ,
+    \u_riscv_top.core1_debug[44] ,
+    \u_riscv_top.core1_debug[43] ,
+    \u_riscv_top.core1_debug[42] ,
+    \u_riscv_top.core1_debug[41] ,
+    \u_riscv_top.core1_debug[40] ,
+    \u_riscv_top.core1_debug[39] ,
+    \u_riscv_top.core1_debug[38] ,
+    \u_riscv_top.core1_debug[37] ,
+    \u_riscv_top.core1_debug[36] ,
+    \u_riscv_top.core1_debug[35] ,
+    \u_riscv_top.core1_debug[34] ,
+    \u_riscv_top.core1_debug[33] ,
+    \u_riscv_top.core1_debug[32] ,
+    \u_riscv_top.core1_debug[31] ,
+    \u_riscv_top.core1_debug[30] ,
+    \u_riscv_top.core1_debug[29] ,
+    \u_riscv_top.core1_debug[28] ,
+    \u_riscv_top.core1_debug[27] ,
+    \u_riscv_top.core1_debug[26] ,
+    \u_riscv_top.core1_debug[25] ,
+    \u_riscv_top.core1_debug[24] ,
+    \u_riscv_top.core1_debug[23] ,
+    \u_riscv_top.core1_debug[22] ,
+    \u_riscv_top.core1_debug[21] ,
+    \u_riscv_top.core1_debug[20] ,
+    \u_riscv_top.core1_debug[19] ,
+    \u_riscv_top.core1_debug[18] ,
+    \u_riscv_top.core1_debug[17] ,
+    \u_riscv_top.core1_debug[16] ,
+    \u_riscv_top.core1_debug[15] ,
+    \u_riscv_top.core1_debug[14] ,
+    \u_riscv_top.core1_debug[13] ,
+    \u_riscv_top.core1_debug[12] ,
+    \u_riscv_top.core1_debug[11] ,
+    \u_riscv_top.core1_debug[10] ,
+    \u_riscv_top.core1_debug[9] ,
+    \u_riscv_top.core1_debug[8] ,
+    \u_riscv_top.core1_debug[7] ,
+    \u_riscv_top.core1_debug[6] ,
+    \u_riscv_top.core1_debug[5] ,
+    \u_riscv_top.core1_debug[4] ,
+    \u_riscv_top.core1_debug[3] ,
+    \u_riscv_top.core1_debug[2] ,
+    \u_riscv_top.core1_debug[1] ,
+    \u_riscv_top.core1_debug[0] }),
+    .core1_dmem_addr({\u_riscv_top.core1_dmem_addr[31] ,
+    \u_riscv_top.core1_dmem_addr[30] ,
+    \u_riscv_top.core1_dmem_addr[29] ,
+    \u_riscv_top.core1_dmem_addr[28] ,
+    \u_riscv_top.core1_dmem_addr[27] ,
+    \u_riscv_top.core1_dmem_addr[26] ,
+    \u_riscv_top.core1_dmem_addr[25] ,
+    \u_riscv_top.core1_dmem_addr[24] ,
+    \u_riscv_top.core1_dmem_addr[23] ,
+    \u_riscv_top.core1_dmem_addr[22] ,
+    \u_riscv_top.core1_dmem_addr[21] ,
+    \u_riscv_top.core1_dmem_addr[20] ,
+    \u_riscv_top.core1_dmem_addr[19] ,
+    \u_riscv_top.core1_dmem_addr[18] ,
+    \u_riscv_top.core1_dmem_addr[17] ,
+    \u_riscv_top.core1_dmem_addr[16] ,
+    \u_riscv_top.core1_dmem_addr[15] ,
+    \u_riscv_top.core1_dmem_addr[14] ,
+    \u_riscv_top.core1_dmem_addr[13] ,
+    \u_riscv_top.core1_dmem_addr[12] ,
+    \u_riscv_top.core1_dmem_addr[11] ,
+    \u_riscv_top.core1_dmem_addr[10] ,
+    \u_riscv_top.core1_dmem_addr[9] ,
+    \u_riscv_top.core1_dmem_addr[8] ,
+    \u_riscv_top.core1_dmem_addr[7] ,
+    \u_riscv_top.core1_dmem_addr[6] ,
+    \u_riscv_top.core1_dmem_addr[5] ,
+    \u_riscv_top.core1_dmem_addr[4] ,
+    \u_riscv_top.core1_dmem_addr[3] ,
+    \u_riscv_top.core1_dmem_addr[2] ,
+    \u_riscv_top.core1_dmem_addr[1] ,
+    \u_riscv_top.core1_dmem_addr[0] }),
+    .core1_dmem_rdata({\u_riscv_top.core1_dmem_rdata[31] ,
+    \u_riscv_top.core1_dmem_rdata[30] ,
+    \u_riscv_top.core1_dmem_rdata[29] ,
+    \u_riscv_top.core1_dmem_rdata[28] ,
+    \u_riscv_top.core1_dmem_rdata[27] ,
+    \u_riscv_top.core1_dmem_rdata[26] ,
+    \u_riscv_top.core1_dmem_rdata[25] ,
+    \u_riscv_top.core1_dmem_rdata[24] ,
+    \u_riscv_top.core1_dmem_rdata[23] ,
+    \u_riscv_top.core1_dmem_rdata[22] ,
+    \u_riscv_top.core1_dmem_rdata[21] ,
+    \u_riscv_top.core1_dmem_rdata[20] ,
+    \u_riscv_top.core1_dmem_rdata[19] ,
+    \u_riscv_top.core1_dmem_rdata[18] ,
+    \u_riscv_top.core1_dmem_rdata[17] ,
+    \u_riscv_top.core1_dmem_rdata[16] ,
+    \u_riscv_top.core1_dmem_rdata[15] ,
+    \u_riscv_top.core1_dmem_rdata[14] ,
+    \u_riscv_top.core1_dmem_rdata[13] ,
+    \u_riscv_top.core1_dmem_rdata[12] ,
+    \u_riscv_top.core1_dmem_rdata[11] ,
+    \u_riscv_top.core1_dmem_rdata[10] ,
+    \u_riscv_top.core1_dmem_rdata[9] ,
+    \u_riscv_top.core1_dmem_rdata[8] ,
+    \u_riscv_top.core1_dmem_rdata[7] ,
+    \u_riscv_top.core1_dmem_rdata[6] ,
+    \u_riscv_top.core1_dmem_rdata[5] ,
+    \u_riscv_top.core1_dmem_rdata[4] ,
+    \u_riscv_top.core1_dmem_rdata[3] ,
+    \u_riscv_top.core1_dmem_rdata[2] ,
+    \u_riscv_top.core1_dmem_rdata[1] ,
+    \u_riscv_top.core1_dmem_rdata[0] }),
+    .core1_dmem_resp({\u_riscv_top.core1_dmem_resp[1] ,
+    \u_riscv_top.core1_dmem_resp[0] }),
+    .core1_dmem_wdata({\u_riscv_top.core1_dmem_wdata[31] ,
+    \u_riscv_top.core1_dmem_wdata[30] ,
+    \u_riscv_top.core1_dmem_wdata[29] ,
+    \u_riscv_top.core1_dmem_wdata[28] ,
+    \u_riscv_top.core1_dmem_wdata[27] ,
+    \u_riscv_top.core1_dmem_wdata[26] ,
+    \u_riscv_top.core1_dmem_wdata[25] ,
+    \u_riscv_top.core1_dmem_wdata[24] ,
+    \u_riscv_top.core1_dmem_wdata[23] ,
+    \u_riscv_top.core1_dmem_wdata[22] ,
+    \u_riscv_top.core1_dmem_wdata[21] ,
+    \u_riscv_top.core1_dmem_wdata[20] ,
+    \u_riscv_top.core1_dmem_wdata[19] ,
+    \u_riscv_top.core1_dmem_wdata[18] ,
+    \u_riscv_top.core1_dmem_wdata[17] ,
+    \u_riscv_top.core1_dmem_wdata[16] ,
+    \u_riscv_top.core1_dmem_wdata[15] ,
+    \u_riscv_top.core1_dmem_wdata[14] ,
+    \u_riscv_top.core1_dmem_wdata[13] ,
+    \u_riscv_top.core1_dmem_wdata[12] ,
+    \u_riscv_top.core1_dmem_wdata[11] ,
+    \u_riscv_top.core1_dmem_wdata[10] ,
+    \u_riscv_top.core1_dmem_wdata[9] ,
+    \u_riscv_top.core1_dmem_wdata[8] ,
+    \u_riscv_top.core1_dmem_wdata[7] ,
+    \u_riscv_top.core1_dmem_wdata[6] ,
+    \u_riscv_top.core1_dmem_wdata[5] ,
+    \u_riscv_top.core1_dmem_wdata[4] ,
+    \u_riscv_top.core1_dmem_wdata[3] ,
+    \u_riscv_top.core1_dmem_wdata[2] ,
+    \u_riscv_top.core1_dmem_wdata[1] ,
+    \u_riscv_top.core1_dmem_wdata[0] }),
+    .core1_dmem_width({\u_riscv_top.core1_dmem_width[1] ,
+    \u_riscv_top.core1_dmem_width[0] }),
+    .core1_imem_addr({\u_riscv_top.core1_imem_addr[31] ,
+    \u_riscv_top.core1_imem_addr[30] ,
+    \u_riscv_top.core1_imem_addr[29] ,
+    \u_riscv_top.core1_imem_addr[28] ,
+    \u_riscv_top.core1_imem_addr[27] ,
+    \u_riscv_top.core1_imem_addr[26] ,
+    \u_riscv_top.core1_imem_addr[25] ,
+    \u_riscv_top.core1_imem_addr[24] ,
+    \u_riscv_top.core1_imem_addr[23] ,
+    \u_riscv_top.core1_imem_addr[22] ,
+    \u_riscv_top.core1_imem_addr[21] ,
+    \u_riscv_top.core1_imem_addr[20] ,
+    \u_riscv_top.core1_imem_addr[19] ,
+    \u_riscv_top.core1_imem_addr[18] ,
+    \u_riscv_top.core1_imem_addr[17] ,
+    \u_riscv_top.core1_imem_addr[16] ,
+    \u_riscv_top.core1_imem_addr[15] ,
+    \u_riscv_top.core1_imem_addr[14] ,
+    \u_riscv_top.core1_imem_addr[13] ,
+    \u_riscv_top.core1_imem_addr[12] ,
+    \u_riscv_top.core1_imem_addr[11] ,
+    \u_riscv_top.core1_imem_addr[10] ,
+    \u_riscv_top.core1_imem_addr[9] ,
+    \u_riscv_top.core1_imem_addr[8] ,
+    \u_riscv_top.core1_imem_addr[7] ,
+    \u_riscv_top.core1_imem_addr[6] ,
+    \u_riscv_top.core1_imem_addr[5] ,
+    \u_riscv_top.core1_imem_addr[4] ,
+    \u_riscv_top.core1_imem_addr[3] ,
+    \u_riscv_top.core1_imem_addr[2] ,
+    \u_riscv_top.core1_imem_addr[1] ,
+    \u_riscv_top.core1_imem_addr[0] }),
+    .core1_imem_bl({\u_riscv_top.core1_imem_bl[2] ,
+    \u_riscv_top.core1_imem_bl[1] ,
+    \u_riscv_top.core1_imem_bl[0] }),
+    .core1_imem_rdata({\u_riscv_top.core1_imem_rdata[31] ,
+    \u_riscv_top.core1_imem_rdata[30] ,
+    \u_riscv_top.core1_imem_rdata[29] ,
+    \u_riscv_top.core1_imem_rdata[28] ,
+    \u_riscv_top.core1_imem_rdata[27] ,
+    \u_riscv_top.core1_imem_rdata[26] ,
+    \u_riscv_top.core1_imem_rdata[25] ,
+    \u_riscv_top.core1_imem_rdata[24] ,
+    \u_riscv_top.core1_imem_rdata[23] ,
+    \u_riscv_top.core1_imem_rdata[22] ,
+    \u_riscv_top.core1_imem_rdata[21] ,
+    \u_riscv_top.core1_imem_rdata[20] ,
+    \u_riscv_top.core1_imem_rdata[19] ,
+    \u_riscv_top.core1_imem_rdata[18] ,
+    \u_riscv_top.core1_imem_rdata[17] ,
+    \u_riscv_top.core1_imem_rdata[16] ,
+    \u_riscv_top.core1_imem_rdata[15] ,
+    \u_riscv_top.core1_imem_rdata[14] ,
+    \u_riscv_top.core1_imem_rdata[13] ,
+    \u_riscv_top.core1_imem_rdata[12] ,
+    \u_riscv_top.core1_imem_rdata[11] ,
+    \u_riscv_top.core1_imem_rdata[10] ,
+    \u_riscv_top.core1_imem_rdata[9] ,
+    \u_riscv_top.core1_imem_rdata[8] ,
+    \u_riscv_top.core1_imem_rdata[7] ,
+    \u_riscv_top.core1_imem_rdata[6] ,
+    \u_riscv_top.core1_imem_rdata[5] ,
+    \u_riscv_top.core1_imem_rdata[4] ,
+    \u_riscv_top.core1_imem_rdata[3] ,
+    \u_riscv_top.core1_imem_rdata[2] ,
+    \u_riscv_top.core1_imem_rdata[1] ,
+    \u_riscv_top.core1_imem_rdata[0] }),
+    .core1_imem_resp({\u_riscv_top.core1_imem_resp[1] ,
+    \u_riscv_top.core1_imem_resp[0] }),
+    .core1_uid({\u_riscv_top.core1_uid[1] ,
+    \u_riscv_top.core1_uid[0] }),
+    .core2_uid({\u_riscv_top.core2_uid[1] ,
+    \u_riscv_top.core2_uid[0] }),
+    .core3_uid({\u_riscv_top.core3_uid[1] ,
+    \u_riscv_top.core3_uid[0] }),
+    .core_debug_sel({\u_riscv_top.core_debug_sel[1] ,
+    \u_riscv_top.core_debug_sel[0] }),
+    .cpu_core_rst_n({\u_riscv_top.cpu_core_rst_n[1] ,
+    \u_riscv_top.cpu_core_rst_n[0] }),
+    .cpu_core_rst_n_sync({\u_riscv_top.cpu_core_rst_n_sync[1] ,
+    \u_riscv_top.cpu_core_rst_n_sync[0] }),
+    .dcache_mem_addr0({\u_riscv_top.dcache_mem_addr0[8] ,
+    \u_riscv_top.dcache_mem_addr0[7] ,
+    \u_riscv_top.dcache_mem_addr0[6] ,
+    \u_riscv_top.dcache_mem_addr0[5] ,
+    \u_riscv_top.dcache_mem_addr0[4] ,
+    \u_riscv_top.dcache_mem_addr0[3] ,
+    \u_riscv_top.dcache_mem_addr0[2] ,
+    \u_riscv_top.dcache_mem_addr0[1] ,
+    \u_riscv_top.dcache_mem_addr0[0] }),
+    .dcache_mem_addr1({\u_riscv_top.dcache_mem_addr1[8] ,
+    \u_riscv_top.dcache_mem_addr1[7] ,
+    \u_riscv_top.dcache_mem_addr1[6] ,
+    \u_riscv_top.dcache_mem_addr1[5] ,
+    \u_riscv_top.dcache_mem_addr1[4] ,
+    \u_riscv_top.dcache_mem_addr1[3] ,
+    \u_riscv_top.dcache_mem_addr1[2] ,
+    \u_riscv_top.dcache_mem_addr1[1] ,
+    \u_riscv_top.dcache_mem_addr1[0] }),
+    .dcache_mem_din0({\u_riscv_top.dcache_mem_din0[31] ,
+    \u_riscv_top.dcache_mem_din0[30] ,
+    \u_riscv_top.dcache_mem_din0[29] ,
+    \u_riscv_top.dcache_mem_din0[28] ,
+    \u_riscv_top.dcache_mem_din0[27] ,
+    \u_riscv_top.dcache_mem_din0[26] ,
+    \u_riscv_top.dcache_mem_din0[25] ,
+    \u_riscv_top.dcache_mem_din0[24] ,
+    \u_riscv_top.dcache_mem_din0[23] ,
+    \u_riscv_top.dcache_mem_din0[22] ,
+    \u_riscv_top.dcache_mem_din0[21] ,
+    \u_riscv_top.dcache_mem_din0[20] ,
+    \u_riscv_top.dcache_mem_din0[19] ,
+    \u_riscv_top.dcache_mem_din0[18] ,
+    \u_riscv_top.dcache_mem_din0[17] ,
+    \u_riscv_top.dcache_mem_din0[16] ,
+    \u_riscv_top.dcache_mem_din0[15] ,
+    \u_riscv_top.dcache_mem_din0[14] ,
+    \u_riscv_top.dcache_mem_din0[13] ,
+    \u_riscv_top.dcache_mem_din0[12] ,
+    \u_riscv_top.dcache_mem_din0[11] ,
+    \u_riscv_top.dcache_mem_din0[10] ,
+    \u_riscv_top.dcache_mem_din0[9] ,
+    \u_riscv_top.dcache_mem_din0[8] ,
+    \u_riscv_top.dcache_mem_din0[7] ,
+    \u_riscv_top.dcache_mem_din0[6] ,
+    \u_riscv_top.dcache_mem_din0[5] ,
+    \u_riscv_top.dcache_mem_din0[4] ,
+    \u_riscv_top.dcache_mem_din0[3] ,
+    \u_riscv_top.dcache_mem_din0[2] ,
+    \u_riscv_top.dcache_mem_din0[1] ,
+    \u_riscv_top.dcache_mem_din0[0] }),
+    .dcache_mem_dout0({\u_riscv_top.dcache_mem_dout0[31] ,
+    \u_riscv_top.dcache_mem_dout0[30] ,
+    \u_riscv_top.dcache_mem_dout0[29] ,
+    \u_riscv_top.dcache_mem_dout0[28] ,
+    \u_riscv_top.dcache_mem_dout0[27] ,
+    \u_riscv_top.dcache_mem_dout0[26] ,
+    \u_riscv_top.dcache_mem_dout0[25] ,
+    \u_riscv_top.dcache_mem_dout0[24] ,
+    \u_riscv_top.dcache_mem_dout0[23] ,
+    \u_riscv_top.dcache_mem_dout0[22] ,
+    \u_riscv_top.dcache_mem_dout0[21] ,
+    \u_riscv_top.dcache_mem_dout0[20] ,
+    \u_riscv_top.dcache_mem_dout0[19] ,
+    \u_riscv_top.dcache_mem_dout0[18] ,
+    \u_riscv_top.dcache_mem_dout0[17] ,
+    \u_riscv_top.dcache_mem_dout0[16] ,
+    \u_riscv_top.dcache_mem_dout0[15] ,
+    \u_riscv_top.dcache_mem_dout0[14] ,
+    \u_riscv_top.dcache_mem_dout0[13] ,
+    \u_riscv_top.dcache_mem_dout0[12] ,
+    \u_riscv_top.dcache_mem_dout0[11] ,
+    \u_riscv_top.dcache_mem_dout0[10] ,
+    \u_riscv_top.dcache_mem_dout0[9] ,
+    \u_riscv_top.dcache_mem_dout0[8] ,
+    \u_riscv_top.dcache_mem_dout0[7] ,
+    \u_riscv_top.dcache_mem_dout0[6] ,
+    \u_riscv_top.dcache_mem_dout0[5] ,
+    \u_riscv_top.dcache_mem_dout0[4] ,
+    \u_riscv_top.dcache_mem_dout0[3] ,
+    \u_riscv_top.dcache_mem_dout0[2] ,
+    \u_riscv_top.dcache_mem_dout0[1] ,
+    \u_riscv_top.dcache_mem_dout0[0] }),
+    .dcache_mem_dout1({\u_riscv_top.dcache_mem_dout1[31] ,
+    \u_riscv_top.dcache_mem_dout1[30] ,
+    \u_riscv_top.dcache_mem_dout1[29] ,
+    \u_riscv_top.dcache_mem_dout1[28] ,
+    \u_riscv_top.dcache_mem_dout1[27] ,
+    \u_riscv_top.dcache_mem_dout1[26] ,
+    \u_riscv_top.dcache_mem_dout1[25] ,
+    \u_riscv_top.dcache_mem_dout1[24] ,
+    \u_riscv_top.dcache_mem_dout1[23] ,
+    \u_riscv_top.dcache_mem_dout1[22] ,
+    \u_riscv_top.dcache_mem_dout1[21] ,
+    \u_riscv_top.dcache_mem_dout1[20] ,
+    \u_riscv_top.dcache_mem_dout1[19] ,
+    \u_riscv_top.dcache_mem_dout1[18] ,
+    \u_riscv_top.dcache_mem_dout1[17] ,
+    \u_riscv_top.dcache_mem_dout1[16] ,
+    \u_riscv_top.dcache_mem_dout1[15] ,
+    \u_riscv_top.dcache_mem_dout1[14] ,
+    \u_riscv_top.dcache_mem_dout1[13] ,
+    \u_riscv_top.dcache_mem_dout1[12] ,
+    \u_riscv_top.dcache_mem_dout1[11] ,
+    \u_riscv_top.dcache_mem_dout1[10] ,
+    \u_riscv_top.dcache_mem_dout1[9] ,
+    \u_riscv_top.dcache_mem_dout1[8] ,
+    \u_riscv_top.dcache_mem_dout1[7] ,
+    \u_riscv_top.dcache_mem_dout1[6] ,
+    \u_riscv_top.dcache_mem_dout1[5] ,
+    \u_riscv_top.dcache_mem_dout1[4] ,
+    \u_riscv_top.dcache_mem_dout1[3] ,
+    \u_riscv_top.dcache_mem_dout1[2] ,
+    \u_riscv_top.dcache_mem_dout1[1] ,
+    \u_riscv_top.dcache_mem_dout1[0] }),
+    .dcache_mem_wmask0({\u_riscv_top.dcache_mem_wmask0[3] ,
+    \u_riscv_top.dcache_mem_wmask0[2] ,
+    \u_riscv_top.dcache_mem_wmask0[1] ,
+    \u_riscv_top.dcache_mem_wmask0[0] }),
+    .icache_mem_addr0({\u_riscv_top.icache_mem_addr0[8] ,
+    \u_riscv_top.icache_mem_addr0[7] ,
+    \u_riscv_top.icache_mem_addr0[6] ,
+    \u_riscv_top.icache_mem_addr0[5] ,
+    \u_riscv_top.icache_mem_addr0[4] ,
+    \u_riscv_top.icache_mem_addr0[3] ,
+    \u_riscv_top.icache_mem_addr0[2] ,
+    \u_riscv_top.icache_mem_addr0[1] ,
+    \u_riscv_top.icache_mem_addr0[0] }),
+    .icache_mem_addr1({\u_riscv_top.icache_mem_addr1[8] ,
+    \u_riscv_top.icache_mem_addr1[7] ,
+    \u_riscv_top.icache_mem_addr1[6] ,
+    \u_riscv_top.icache_mem_addr1[5] ,
+    \u_riscv_top.icache_mem_addr1[4] ,
+    \u_riscv_top.icache_mem_addr1[3] ,
+    \u_riscv_top.icache_mem_addr1[2] ,
+    \u_riscv_top.icache_mem_addr1[1] ,
+    \u_riscv_top.icache_mem_addr1[0] }),
+    .icache_mem_din0({\u_riscv_top.icache_mem_din0[31] ,
+    \u_riscv_top.icache_mem_din0[30] ,
+    \u_riscv_top.icache_mem_din0[29] ,
+    \u_riscv_top.icache_mem_din0[28] ,
+    \u_riscv_top.icache_mem_din0[27] ,
+    \u_riscv_top.icache_mem_din0[26] ,
+    \u_riscv_top.icache_mem_din0[25] ,
+    \u_riscv_top.icache_mem_din0[24] ,
+    \u_riscv_top.icache_mem_din0[23] ,
+    \u_riscv_top.icache_mem_din0[22] ,
+    \u_riscv_top.icache_mem_din0[21] ,
+    \u_riscv_top.icache_mem_din0[20] ,
+    \u_riscv_top.icache_mem_din0[19] ,
+    \u_riscv_top.icache_mem_din0[18] ,
+    \u_riscv_top.icache_mem_din0[17] ,
+    \u_riscv_top.icache_mem_din0[16] ,
+    \u_riscv_top.icache_mem_din0[15] ,
+    \u_riscv_top.icache_mem_din0[14] ,
+    \u_riscv_top.icache_mem_din0[13] ,
+    \u_riscv_top.icache_mem_din0[12] ,
+    \u_riscv_top.icache_mem_din0[11] ,
+    \u_riscv_top.icache_mem_din0[10] ,
+    \u_riscv_top.icache_mem_din0[9] ,
+    \u_riscv_top.icache_mem_din0[8] ,
+    \u_riscv_top.icache_mem_din0[7] ,
+    \u_riscv_top.icache_mem_din0[6] ,
+    \u_riscv_top.icache_mem_din0[5] ,
+    \u_riscv_top.icache_mem_din0[4] ,
+    \u_riscv_top.icache_mem_din0[3] ,
+    \u_riscv_top.icache_mem_din0[2] ,
+    \u_riscv_top.icache_mem_din0[1] ,
+    \u_riscv_top.icache_mem_din0[0] }),
+    .icache_mem_dout1({\u_riscv_top.icache_mem_dout1[31] ,
+    \u_riscv_top.icache_mem_dout1[30] ,
+    \u_riscv_top.icache_mem_dout1[29] ,
+    \u_riscv_top.icache_mem_dout1[28] ,
+    \u_riscv_top.icache_mem_dout1[27] ,
+    \u_riscv_top.icache_mem_dout1[26] ,
+    \u_riscv_top.icache_mem_dout1[25] ,
+    \u_riscv_top.icache_mem_dout1[24] ,
+    \u_riscv_top.icache_mem_dout1[23] ,
+    \u_riscv_top.icache_mem_dout1[22] ,
+    \u_riscv_top.icache_mem_dout1[21] ,
+    \u_riscv_top.icache_mem_dout1[20] ,
+    \u_riscv_top.icache_mem_dout1[19] ,
+    \u_riscv_top.icache_mem_dout1[18] ,
+    \u_riscv_top.icache_mem_dout1[17] ,
+    \u_riscv_top.icache_mem_dout1[16] ,
+    \u_riscv_top.icache_mem_dout1[15] ,
+    \u_riscv_top.icache_mem_dout1[14] ,
+    \u_riscv_top.icache_mem_dout1[13] ,
+    \u_riscv_top.icache_mem_dout1[12] ,
+    \u_riscv_top.icache_mem_dout1[11] ,
+    \u_riscv_top.icache_mem_dout1[10] ,
+    \u_riscv_top.icache_mem_dout1[9] ,
+    \u_riscv_top.icache_mem_dout1[8] ,
+    \u_riscv_top.icache_mem_dout1[7] ,
+    \u_riscv_top.icache_mem_dout1[6] ,
+    \u_riscv_top.icache_mem_dout1[5] ,
+    \u_riscv_top.icache_mem_dout1[4] ,
+    \u_riscv_top.icache_mem_dout1[3] ,
+    \u_riscv_top.icache_mem_dout1[2] ,
+    \u_riscv_top.icache_mem_dout1[1] ,
+    \u_riscv_top.icache_mem_dout1[0] }),
+    .icache_mem_wmask0({\u_riscv_top.icache_mem_wmask0[3] ,
+    \u_riscv_top.icache_mem_wmask0[2] ,
+    \u_riscv_top.icache_mem_wmask0[1] ,
+    \u_riscv_top.icache_mem_wmask0[0] }),
+    .riscv_debug({la_data_out[63],
+    la_data_out[62],
+    la_data_out[61],
+    la_data_out[60],
+    la_data_out[59],
+    la_data_out[58],
+    la_data_out[57],
+    la_data_out[56],
+    la_data_out[55],
+    la_data_out[54],
+    la_data_out[53],
+    la_data_out[52],
+    la_data_out[51],
+    la_data_out[50],
+    la_data_out[49],
+    la_data_out[48],
+    la_data_out[47],
+    la_data_out[46],
+    la_data_out[45],
+    la_data_out[44],
+    la_data_out[43],
+    la_data_out[42],
+    la_data_out[41],
+    la_data_out[40],
+    la_data_out[39],
+    la_data_out[38],
+    la_data_out[37],
+    la_data_out[36],
+    la_data_out[35],
+    la_data_out[34],
+    la_data_out[33],
+    la_data_out[32],
+    la_data_out[31],
+    la_data_out[30],
+    la_data_out[29],
+    la_data_out[28],
+    la_data_out[27],
+    la_data_out[26],
+    la_data_out[25],
+    la_data_out[24],
+    la_data_out[23],
+    la_data_out[22],
+    la_data_out[21],
+    la_data_out[20],
+    la_data_out[19],
+    la_data_out[18],
+    la_data_out[17],
+    la_data_out[16],
+    la_data_out[15],
+    la_data_out[14],
+    la_data_out[13],
+    la_data_out[12],
+    la_data_out[11],
+    la_data_out[10],
+    la_data_out[9],
+    la_data_out[8],
+    la_data_out[7],
+    la_data_out[6],
+    la_data_out[5],
+    la_data_out[4],
+    la_data_out[3],
+    la_data_out[2],
+    la_data_out[1],
+    la_data_out[0]}),
+    .sram0_addr0({\u_riscv_top.sram0_addr0[8] ,
+    \u_riscv_top.sram0_addr0[7] ,
+    \u_riscv_top.sram0_addr0[6] ,
+    \u_riscv_top.sram0_addr0[5] ,
+    \u_riscv_top.sram0_addr0[4] ,
+    \u_riscv_top.sram0_addr0[3] ,
+    \u_riscv_top.sram0_addr0[2] ,
+    \u_riscv_top.sram0_addr0[1] ,
+    \u_riscv_top.sram0_addr0[0] }),
+    .sram0_addr1({\u_riscv_top.sram0_addr1[8] ,
+    \u_riscv_top.sram0_addr1[7] ,
+    \u_riscv_top.sram0_addr1[6] ,
+    \u_riscv_top.sram0_addr1[5] ,
+    \u_riscv_top.sram0_addr1[4] ,
+    \u_riscv_top.sram0_addr1[3] ,
+    \u_riscv_top.sram0_addr1[2] ,
+    \u_riscv_top.sram0_addr1[1] ,
+    \u_riscv_top.sram0_addr1[0] }),
+    .sram0_din0({\u_riscv_top.sram0_din0[31] ,
+    \u_riscv_top.sram0_din0[30] ,
+    \u_riscv_top.sram0_din0[29] ,
+    \u_riscv_top.sram0_din0[28] ,
+    \u_riscv_top.sram0_din0[27] ,
+    \u_riscv_top.sram0_din0[26] ,
+    \u_riscv_top.sram0_din0[25] ,
+    \u_riscv_top.sram0_din0[24] ,
+    \u_riscv_top.sram0_din0[23] ,
+    \u_riscv_top.sram0_din0[22] ,
+    \u_riscv_top.sram0_din0[21] ,
+    \u_riscv_top.sram0_din0[20] ,
+    \u_riscv_top.sram0_din0[19] ,
+    \u_riscv_top.sram0_din0[18] ,
+    \u_riscv_top.sram0_din0[17] ,
+    \u_riscv_top.sram0_din0[16] ,
+    \u_riscv_top.sram0_din0[15] ,
+    \u_riscv_top.sram0_din0[14] ,
+    \u_riscv_top.sram0_din0[13] ,
+    \u_riscv_top.sram0_din0[12] ,
+    \u_riscv_top.sram0_din0[11] ,
+    \u_riscv_top.sram0_din0[10] ,
+    \u_riscv_top.sram0_din0[9] ,
+    \u_riscv_top.sram0_din0[8] ,
+    \u_riscv_top.sram0_din0[7] ,
+    \u_riscv_top.sram0_din0[6] ,
+    \u_riscv_top.sram0_din0[5] ,
+    \u_riscv_top.sram0_din0[4] ,
+    \u_riscv_top.sram0_din0[3] ,
+    \u_riscv_top.sram0_din0[2] ,
+    \u_riscv_top.sram0_din0[1] ,
+    \u_riscv_top.sram0_din0[0] }),
+    .sram0_dout0({\u_riscv_top.sram0_dout0[31] ,
+    \u_riscv_top.sram0_dout0[30] ,
+    \u_riscv_top.sram0_dout0[29] ,
+    \u_riscv_top.sram0_dout0[28] ,
+    \u_riscv_top.sram0_dout0[27] ,
+    \u_riscv_top.sram0_dout0[26] ,
+    \u_riscv_top.sram0_dout0[25] ,
+    \u_riscv_top.sram0_dout0[24] ,
+    \u_riscv_top.sram0_dout0[23] ,
+    \u_riscv_top.sram0_dout0[22] ,
+    \u_riscv_top.sram0_dout0[21] ,
+    \u_riscv_top.sram0_dout0[20] ,
+    \u_riscv_top.sram0_dout0[19] ,
+    \u_riscv_top.sram0_dout0[18] ,
+    \u_riscv_top.sram0_dout0[17] ,
+    \u_riscv_top.sram0_dout0[16] ,
+    \u_riscv_top.sram0_dout0[15] ,
+    \u_riscv_top.sram0_dout0[14] ,
+    \u_riscv_top.sram0_dout0[13] ,
+    \u_riscv_top.sram0_dout0[12] ,
+    \u_riscv_top.sram0_dout0[11] ,
+    \u_riscv_top.sram0_dout0[10] ,
+    \u_riscv_top.sram0_dout0[9] ,
+    \u_riscv_top.sram0_dout0[8] ,
+    \u_riscv_top.sram0_dout0[7] ,
+    \u_riscv_top.sram0_dout0[6] ,
+    \u_riscv_top.sram0_dout0[5] ,
+    \u_riscv_top.sram0_dout0[4] ,
+    \u_riscv_top.sram0_dout0[3] ,
+    \u_riscv_top.sram0_dout0[2] ,
+    \u_riscv_top.sram0_dout0[1] ,
+    \u_riscv_top.sram0_dout0[0] }),
+    .sram0_dout1({\u_riscv_top.sram0_dout1[31] ,
+    \u_riscv_top.sram0_dout1[30] ,
+    \u_riscv_top.sram0_dout1[29] ,
+    \u_riscv_top.sram0_dout1[28] ,
+    \u_riscv_top.sram0_dout1[27] ,
+    \u_riscv_top.sram0_dout1[26] ,
+    \u_riscv_top.sram0_dout1[25] ,
+    \u_riscv_top.sram0_dout1[24] ,
+    \u_riscv_top.sram0_dout1[23] ,
+    \u_riscv_top.sram0_dout1[22] ,
+    \u_riscv_top.sram0_dout1[21] ,
+    \u_riscv_top.sram0_dout1[20] ,
+    \u_riscv_top.sram0_dout1[19] ,
+    \u_riscv_top.sram0_dout1[18] ,
+    \u_riscv_top.sram0_dout1[17] ,
+    \u_riscv_top.sram0_dout1[16] ,
+    \u_riscv_top.sram0_dout1[15] ,
+    \u_riscv_top.sram0_dout1[14] ,
+    \u_riscv_top.sram0_dout1[13] ,
+    \u_riscv_top.sram0_dout1[12] ,
+    \u_riscv_top.sram0_dout1[11] ,
+    \u_riscv_top.sram0_dout1[10] ,
+    \u_riscv_top.sram0_dout1[9] ,
+    \u_riscv_top.sram0_dout1[8] ,
+    \u_riscv_top.sram0_dout1[7] ,
+    \u_riscv_top.sram0_dout1[6] ,
+    \u_riscv_top.sram0_dout1[5] ,
+    \u_riscv_top.sram0_dout1[4] ,
+    \u_riscv_top.sram0_dout1[3] ,
+    \u_riscv_top.sram0_dout1[2] ,
+    \u_riscv_top.sram0_dout1[1] ,
+    \u_riscv_top.sram0_dout1[0] }),
+    .sram0_wmask0({\u_riscv_top.sram0_wmask0[3] ,
+    \u_riscv_top.sram0_wmask0[2] ,
+    \u_riscv_top.sram0_wmask0[1] ,
+    \u_riscv_top.sram0_wmask0[0] }),
+    .timer_val({\u_riscv_top.timer_val[63] ,
+    \u_riscv_top.timer_val[62] ,
+    \u_riscv_top.timer_val[61] ,
+    \u_riscv_top.timer_val[60] ,
+    \u_riscv_top.timer_val[59] ,
+    \u_riscv_top.timer_val[58] ,
+    \u_riscv_top.timer_val[57] ,
+    \u_riscv_top.timer_val[56] ,
+    \u_riscv_top.timer_val[55] ,
+    \u_riscv_top.timer_val[54] ,
+    \u_riscv_top.timer_val[53] ,
+    \u_riscv_top.timer_val[52] ,
+    \u_riscv_top.timer_val[51] ,
+    \u_riscv_top.timer_val[50] ,
+    \u_riscv_top.timer_val[49] ,
+    \u_riscv_top.timer_val[48] ,
+    \u_riscv_top.timer_val[47] ,
+    \u_riscv_top.timer_val[46] ,
+    \u_riscv_top.timer_val[45] ,
+    \u_riscv_top.timer_val[44] ,
+    \u_riscv_top.timer_val[43] ,
+    \u_riscv_top.timer_val[42] ,
+    \u_riscv_top.timer_val[41] ,
+    \u_riscv_top.timer_val[40] ,
+    \u_riscv_top.timer_val[39] ,
+    \u_riscv_top.timer_val[38] ,
+    \u_riscv_top.timer_val[37] ,
+    \u_riscv_top.timer_val[36] ,
+    \u_riscv_top.timer_val[35] ,
+    \u_riscv_top.timer_val[34] ,
+    \u_riscv_top.timer_val[33] ,
+    \u_riscv_top.timer_val[32] ,
+    \u_riscv_top.timer_val[31] ,
+    \u_riscv_top.timer_val[30] ,
+    \u_riscv_top.timer_val[29] ,
+    \u_riscv_top.timer_val[28] ,
+    \u_riscv_top.timer_val[27] ,
+    \u_riscv_top.timer_val[26] ,
+    \u_riscv_top.timer_val[25] ,
+    \u_riscv_top.timer_val[24] ,
+    \u_riscv_top.timer_val[23] ,
+    \u_riscv_top.timer_val[22] ,
+    \u_riscv_top.timer_val[21] ,
+    \u_riscv_top.timer_val[20] ,
+    \u_riscv_top.timer_val[19] ,
+    \u_riscv_top.timer_val[18] ,
+    \u_riscv_top.timer_val[17] ,
+    \u_riscv_top.timer_val[16] ,
+    \u_riscv_top.timer_val[15] ,
+    \u_riscv_top.timer_val[14] ,
+    \u_riscv_top.timer_val[13] ,
+    \u_riscv_top.timer_val[12] ,
+    \u_riscv_top.timer_val[11] ,
+    \u_riscv_top.timer_val[10] ,
+    \u_riscv_top.timer_val[9] ,
+    \u_riscv_top.timer_val[8] ,
+    \u_riscv_top.timer_val[7] ,
+    \u_riscv_top.timer_val[6] ,
+    \u_riscv_top.timer_val[5] ,
+    \u_riscv_top.timer_val[4] ,
+    \u_riscv_top.timer_val[3] ,
+    \u_riscv_top.timer_val[2] ,
+    \u_riscv_top.timer_val[1] ,
+    \u_riscv_top.timer_val[0] }),
+    .wb_dcache_adr_o({\u_riscv_top.wb_dcache_adr_o[31] ,
+    \u_riscv_top.wb_dcache_adr_o[30] ,
+    \u_riscv_top.wb_dcache_adr_o[29] ,
+    \u_riscv_top.wb_dcache_adr_o[28] ,
+    \u_riscv_top.wb_dcache_adr_o[27] ,
+    \u_riscv_top.wb_dcache_adr_o[26] ,
+    \u_riscv_top.wb_dcache_adr_o[25] ,
+    \u_riscv_top.wb_dcache_adr_o[24] ,
+    \u_riscv_top.wb_dcache_adr_o[23] ,
+    \u_riscv_top.wb_dcache_adr_o[22] ,
+    \u_riscv_top.wb_dcache_adr_o[21] ,
+    \u_riscv_top.wb_dcache_adr_o[20] ,
+    \u_riscv_top.wb_dcache_adr_o[19] ,
+    \u_riscv_top.wb_dcache_adr_o[18] ,
+    \u_riscv_top.wb_dcache_adr_o[17] ,
+    \u_riscv_top.wb_dcache_adr_o[16] ,
+    \u_riscv_top.wb_dcache_adr_o[15] ,
+    \u_riscv_top.wb_dcache_adr_o[14] ,
+    \u_riscv_top.wb_dcache_adr_o[13] ,
+    \u_riscv_top.wb_dcache_adr_o[12] ,
+    \u_riscv_top.wb_dcache_adr_o[11] ,
+    \u_riscv_top.wb_dcache_adr_o[10] ,
+    \u_riscv_top.wb_dcache_adr_o[9] ,
+    \u_riscv_top.wb_dcache_adr_o[8] ,
+    \u_riscv_top.wb_dcache_adr_o[7] ,
+    \u_riscv_top.wb_dcache_adr_o[6] ,
+    \u_riscv_top.wb_dcache_adr_o[5] ,
+    \u_riscv_top.wb_dcache_adr_o[4] ,
+    \u_riscv_top.wb_dcache_adr_o[3] ,
+    \u_riscv_top.wb_dcache_adr_o[2] ,
+    \u_riscv_top.wb_dcache_adr_o[1] ,
+    \u_riscv_top.wb_dcache_adr_o[0] }),
+    .wb_dcache_bl_o({\u_riscv_top.wb_dcache_bl_o[9] ,
+    \u_riscv_top.wb_dcache_bl_o[8] ,
+    \u_riscv_top.wb_dcache_bl_o[7] ,
+    \u_riscv_top.wb_dcache_bl_o[6] ,
+    \u_riscv_top.wb_dcache_bl_o[5] ,
+    \u_riscv_top.wb_dcache_bl_o[4] ,
+    \u_riscv_top.wb_dcache_bl_o[3] ,
+    \u_riscv_top.wb_dcache_bl_o[2] ,
+    \u_riscv_top.wb_dcache_bl_o[1] ,
+    \u_riscv_top.wb_dcache_bl_o[0] }),
+    .wb_dcache_dat_i({\u_riscv_top.wb_dcache_dat_i[31] ,
+    \u_riscv_top.wb_dcache_dat_i[30] ,
+    \u_riscv_top.wb_dcache_dat_i[29] ,
+    \u_riscv_top.wb_dcache_dat_i[28] ,
+    \u_riscv_top.wb_dcache_dat_i[27] ,
+    \u_riscv_top.wb_dcache_dat_i[26] ,
+    \u_riscv_top.wb_dcache_dat_i[25] ,
+    \u_riscv_top.wb_dcache_dat_i[24] ,
+    \u_riscv_top.wb_dcache_dat_i[23] ,
+    \u_riscv_top.wb_dcache_dat_i[22] ,
+    \u_riscv_top.wb_dcache_dat_i[21] ,
+    \u_riscv_top.wb_dcache_dat_i[20] ,
+    \u_riscv_top.wb_dcache_dat_i[19] ,
+    \u_riscv_top.wb_dcache_dat_i[18] ,
+    \u_riscv_top.wb_dcache_dat_i[17] ,
+    \u_riscv_top.wb_dcache_dat_i[16] ,
+    \u_riscv_top.wb_dcache_dat_i[15] ,
+    \u_riscv_top.wb_dcache_dat_i[14] ,
+    \u_riscv_top.wb_dcache_dat_i[13] ,
+    \u_riscv_top.wb_dcache_dat_i[12] ,
+    \u_riscv_top.wb_dcache_dat_i[11] ,
+    \u_riscv_top.wb_dcache_dat_i[10] ,
+    \u_riscv_top.wb_dcache_dat_i[9] ,
+    \u_riscv_top.wb_dcache_dat_i[8] ,
+    \u_riscv_top.wb_dcache_dat_i[7] ,
+    \u_riscv_top.wb_dcache_dat_i[6] ,
+    \u_riscv_top.wb_dcache_dat_i[5] ,
+    \u_riscv_top.wb_dcache_dat_i[4] ,
+    \u_riscv_top.wb_dcache_dat_i[3] ,
+    \u_riscv_top.wb_dcache_dat_i[2] ,
+    \u_riscv_top.wb_dcache_dat_i[1] ,
+    \u_riscv_top.wb_dcache_dat_i[0] }),
+    .wb_dcache_dat_o({\u_riscv_top.wb_dcache_dat_o[31] ,
+    \u_riscv_top.wb_dcache_dat_o[30] ,
+    \u_riscv_top.wb_dcache_dat_o[29] ,
+    \u_riscv_top.wb_dcache_dat_o[28] ,
+    \u_riscv_top.wb_dcache_dat_o[27] ,
+    \u_riscv_top.wb_dcache_dat_o[26] ,
+    \u_riscv_top.wb_dcache_dat_o[25] ,
+    \u_riscv_top.wb_dcache_dat_o[24] ,
+    \u_riscv_top.wb_dcache_dat_o[23] ,
+    \u_riscv_top.wb_dcache_dat_o[22] ,
+    \u_riscv_top.wb_dcache_dat_o[21] ,
+    \u_riscv_top.wb_dcache_dat_o[20] ,
+    \u_riscv_top.wb_dcache_dat_o[19] ,
+    \u_riscv_top.wb_dcache_dat_o[18] ,
+    \u_riscv_top.wb_dcache_dat_o[17] ,
+    \u_riscv_top.wb_dcache_dat_o[16] ,
+    \u_riscv_top.wb_dcache_dat_o[15] ,
+    \u_riscv_top.wb_dcache_dat_o[14] ,
+    \u_riscv_top.wb_dcache_dat_o[13] ,
+    \u_riscv_top.wb_dcache_dat_o[12] ,
+    \u_riscv_top.wb_dcache_dat_o[11] ,
+    \u_riscv_top.wb_dcache_dat_o[10] ,
+    \u_riscv_top.wb_dcache_dat_o[9] ,
+    \u_riscv_top.wb_dcache_dat_o[8] ,
+    \u_riscv_top.wb_dcache_dat_o[7] ,
+    \u_riscv_top.wb_dcache_dat_o[6] ,
+    \u_riscv_top.wb_dcache_dat_o[5] ,
+    \u_riscv_top.wb_dcache_dat_o[4] ,
+    \u_riscv_top.wb_dcache_dat_o[3] ,
+    \u_riscv_top.wb_dcache_dat_o[2] ,
+    \u_riscv_top.wb_dcache_dat_o[1] ,
+    \u_riscv_top.wb_dcache_dat_o[0] }),
+    .wb_dcache_sel_o({\u_riscv_top.wb_dcache_sel_o[3] ,
+    \u_riscv_top.wb_dcache_sel_o[2] ,
+    \u_riscv_top.wb_dcache_sel_o[1] ,
+    \u_riscv_top.wb_dcache_sel_o[0] }),
+    .wb_icache_adr_o({\u_riscv_top.wb_icache_adr_o[31] ,
+    \u_riscv_top.wb_icache_adr_o[30] ,
+    \u_riscv_top.wb_icache_adr_o[29] ,
+    \u_riscv_top.wb_icache_adr_o[28] ,
+    \u_riscv_top.wb_icache_adr_o[27] ,
+    \u_riscv_top.wb_icache_adr_o[26] ,
+    \u_riscv_top.wb_icache_adr_o[25] ,
+    \u_riscv_top.wb_icache_adr_o[24] ,
+    \u_riscv_top.wb_icache_adr_o[23] ,
+    \u_riscv_top.wb_icache_adr_o[22] ,
+    \u_riscv_top.wb_icache_adr_o[21] ,
+    \u_riscv_top.wb_icache_adr_o[20] ,
+    \u_riscv_top.wb_icache_adr_o[19] ,
+    \u_riscv_top.wb_icache_adr_o[18] ,
+    \u_riscv_top.wb_icache_adr_o[17] ,
+    \u_riscv_top.wb_icache_adr_o[16] ,
+    \u_riscv_top.wb_icache_adr_o[15] ,
+    \u_riscv_top.wb_icache_adr_o[14] ,
+    \u_riscv_top.wb_icache_adr_o[13] ,
+    \u_riscv_top.wb_icache_adr_o[12] ,
+    \u_riscv_top.wb_icache_adr_o[11] ,
+    \u_riscv_top.wb_icache_adr_o[10] ,
+    \u_riscv_top.wb_icache_adr_o[9] ,
+    \u_riscv_top.wb_icache_adr_o[8] ,
+    \u_riscv_top.wb_icache_adr_o[7] ,
+    \u_riscv_top.wb_icache_adr_o[6] ,
+    \u_riscv_top.wb_icache_adr_o[5] ,
+    \u_riscv_top.wb_icache_adr_o[4] ,
+    \u_riscv_top.wb_icache_adr_o[3] ,
+    \u_riscv_top.wb_icache_adr_o[2] ,
+    \u_riscv_top.wb_icache_adr_o[1] ,
+    \u_riscv_top.wb_icache_adr_o[0] }),
+    .wb_icache_bl_o({\u_riscv_top.wb_icache_bl_o[9] ,
+    \u_riscv_top.wb_icache_bl_o[8] ,
+    \u_riscv_top.wb_icache_bl_o[7] ,
+    \u_riscv_top.wb_icache_bl_o[6] ,
+    \u_riscv_top.wb_icache_bl_o[5] ,
+    \u_riscv_top.wb_icache_bl_o[4] ,
+    \u_riscv_top.wb_icache_bl_o[3] ,
+    \u_riscv_top.wb_icache_bl_o[2] ,
+    \u_riscv_top.wb_icache_bl_o[1] ,
+    \u_riscv_top.wb_icache_bl_o[0] }),
+    .wb_icache_dat_i({\u_riscv_top.wb_icache_dat_i[31] ,
+    \u_riscv_top.wb_icache_dat_i[30] ,
+    \u_riscv_top.wb_icache_dat_i[29] ,
+    \u_riscv_top.wb_icache_dat_i[28] ,
+    \u_riscv_top.wb_icache_dat_i[27] ,
+    \u_riscv_top.wb_icache_dat_i[26] ,
+    \u_riscv_top.wb_icache_dat_i[25] ,
+    \u_riscv_top.wb_icache_dat_i[24] ,
+    \u_riscv_top.wb_icache_dat_i[23] ,
+    \u_riscv_top.wb_icache_dat_i[22] ,
+    \u_riscv_top.wb_icache_dat_i[21] ,
+    \u_riscv_top.wb_icache_dat_i[20] ,
+    \u_riscv_top.wb_icache_dat_i[19] ,
+    \u_riscv_top.wb_icache_dat_i[18] ,
+    \u_riscv_top.wb_icache_dat_i[17] ,
+    \u_riscv_top.wb_icache_dat_i[16] ,
+    \u_riscv_top.wb_icache_dat_i[15] ,
+    \u_riscv_top.wb_icache_dat_i[14] ,
+    \u_riscv_top.wb_icache_dat_i[13] ,
+    \u_riscv_top.wb_icache_dat_i[12] ,
+    \u_riscv_top.wb_icache_dat_i[11] ,
+    \u_riscv_top.wb_icache_dat_i[10] ,
+    \u_riscv_top.wb_icache_dat_i[9] ,
+    \u_riscv_top.wb_icache_dat_i[8] ,
+    \u_riscv_top.wb_icache_dat_i[7] ,
+    \u_riscv_top.wb_icache_dat_i[6] ,
+    \u_riscv_top.wb_icache_dat_i[5] ,
+    \u_riscv_top.wb_icache_dat_i[4] ,
+    \u_riscv_top.wb_icache_dat_i[3] ,
+    \u_riscv_top.wb_icache_dat_i[2] ,
+    \u_riscv_top.wb_icache_dat_i[1] ,
+    \u_riscv_top.wb_icache_dat_i[0] }),
+    .wb_icache_sel_o({\u_riscv_top.wb_icache_sel_o[3] ,
+    \u_riscv_top.wb_icache_sel_o[2] ,
+    \u_riscv_top.wb_icache_sel_o[1] ,
+    \u_riscv_top.wb_icache_sel_o[0] }),
+    .wbd_dmem_adr_o({\u_riscv_top.wbd_dmem_adr_o[31] ,
+    \u_riscv_top.wbd_dmem_adr_o[30] ,
+    \u_riscv_top.wbd_dmem_adr_o[29] ,
+    \u_riscv_top.wbd_dmem_adr_o[28] ,
+    \u_riscv_top.wbd_dmem_adr_o[27] ,
+    \u_riscv_top.wbd_dmem_adr_o[26] ,
+    \u_riscv_top.wbd_dmem_adr_o[25] ,
+    \u_riscv_top.wbd_dmem_adr_o[24] ,
+    \u_riscv_top.wbd_dmem_adr_o[23] ,
+    \u_riscv_top.wbd_dmem_adr_o[22] ,
+    \u_riscv_top.wbd_dmem_adr_o[21] ,
+    \u_riscv_top.wbd_dmem_adr_o[20] ,
+    \u_riscv_top.wbd_dmem_adr_o[19] ,
+    \u_riscv_top.wbd_dmem_adr_o[18] ,
+    \u_riscv_top.wbd_dmem_adr_o[17] ,
+    \u_riscv_top.wbd_dmem_adr_o[16] ,
+    \u_riscv_top.wbd_dmem_adr_o[15] ,
+    \u_riscv_top.wbd_dmem_adr_o[14] ,
+    \u_riscv_top.wbd_dmem_adr_o[13] ,
+    \u_riscv_top.wbd_dmem_adr_o[12] ,
+    \u_riscv_top.wbd_dmem_adr_o[11] ,
+    \u_riscv_top.wbd_dmem_adr_o[10] ,
+    \u_riscv_top.wbd_dmem_adr_o[9] ,
+    \u_riscv_top.wbd_dmem_adr_o[8] ,
+    \u_riscv_top.wbd_dmem_adr_o[7] ,
+    \u_riscv_top.wbd_dmem_adr_o[6] ,
+    \u_riscv_top.wbd_dmem_adr_o[5] ,
+    \u_riscv_top.wbd_dmem_adr_o[4] ,
+    \u_riscv_top.wbd_dmem_adr_o[3] ,
+    \u_riscv_top.wbd_dmem_adr_o[2] ,
+    \u_riscv_top.wbd_dmem_adr_o[1] ,
+    \u_riscv_top.wbd_dmem_adr_o[0] }),
+    .wbd_dmem_dat_i({\u_riscv_top.wbd_dmem_dat_i[31] ,
+    \u_riscv_top.wbd_dmem_dat_i[30] ,
+    \u_riscv_top.wbd_dmem_dat_i[29] ,
+    \u_riscv_top.wbd_dmem_dat_i[28] ,
+    \u_riscv_top.wbd_dmem_dat_i[27] ,
+    \u_riscv_top.wbd_dmem_dat_i[26] ,
+    \u_riscv_top.wbd_dmem_dat_i[25] ,
+    \u_riscv_top.wbd_dmem_dat_i[24] ,
+    \u_riscv_top.wbd_dmem_dat_i[23] ,
+    \u_riscv_top.wbd_dmem_dat_i[22] ,
+    \u_riscv_top.wbd_dmem_dat_i[21] ,
+    \u_riscv_top.wbd_dmem_dat_i[20] ,
+    \u_riscv_top.wbd_dmem_dat_i[19] ,
+    \u_riscv_top.wbd_dmem_dat_i[18] ,
+    \u_riscv_top.wbd_dmem_dat_i[17] ,
+    \u_riscv_top.wbd_dmem_dat_i[16] ,
+    \u_riscv_top.wbd_dmem_dat_i[15] ,
+    \u_riscv_top.wbd_dmem_dat_i[14] ,
+    \u_riscv_top.wbd_dmem_dat_i[13] ,
+    \u_riscv_top.wbd_dmem_dat_i[12] ,
+    \u_riscv_top.wbd_dmem_dat_i[11] ,
+    \u_riscv_top.wbd_dmem_dat_i[10] ,
+    \u_riscv_top.wbd_dmem_dat_i[9] ,
+    \u_riscv_top.wbd_dmem_dat_i[8] ,
+    \u_riscv_top.wbd_dmem_dat_i[7] ,
+    \u_riscv_top.wbd_dmem_dat_i[6] ,
+    \u_riscv_top.wbd_dmem_dat_i[5] ,
+    \u_riscv_top.wbd_dmem_dat_i[4] ,
+    \u_riscv_top.wbd_dmem_dat_i[3] ,
+    \u_riscv_top.wbd_dmem_dat_i[2] ,
+    \u_riscv_top.wbd_dmem_dat_i[1] ,
+    \u_riscv_top.wbd_dmem_dat_i[0] }),
+    .wbd_dmem_dat_o({\u_riscv_top.wbd_dmem_dat_o[31] ,
+    \u_riscv_top.wbd_dmem_dat_o[30] ,
+    \u_riscv_top.wbd_dmem_dat_o[29] ,
+    \u_riscv_top.wbd_dmem_dat_o[28] ,
+    \u_riscv_top.wbd_dmem_dat_o[27] ,
+    \u_riscv_top.wbd_dmem_dat_o[26] ,
+    \u_riscv_top.wbd_dmem_dat_o[25] ,
+    \u_riscv_top.wbd_dmem_dat_o[24] ,
+    \u_riscv_top.wbd_dmem_dat_o[23] ,
+    \u_riscv_top.wbd_dmem_dat_o[22] ,
+    \u_riscv_top.wbd_dmem_dat_o[21] ,
+    \u_riscv_top.wbd_dmem_dat_o[20] ,
+    \u_riscv_top.wbd_dmem_dat_o[19] ,
+    \u_riscv_top.wbd_dmem_dat_o[18] ,
+    \u_riscv_top.wbd_dmem_dat_o[17] ,
+    \u_riscv_top.wbd_dmem_dat_o[16] ,
+    \u_riscv_top.wbd_dmem_dat_o[15] ,
+    \u_riscv_top.wbd_dmem_dat_o[14] ,
+    \u_riscv_top.wbd_dmem_dat_o[13] ,
+    \u_riscv_top.wbd_dmem_dat_o[12] ,
+    \u_riscv_top.wbd_dmem_dat_o[11] ,
+    \u_riscv_top.wbd_dmem_dat_o[10] ,
+    \u_riscv_top.wbd_dmem_dat_o[9] ,
+    \u_riscv_top.wbd_dmem_dat_o[8] ,
+    \u_riscv_top.wbd_dmem_dat_o[7] ,
+    \u_riscv_top.wbd_dmem_dat_o[6] ,
+    \u_riscv_top.wbd_dmem_dat_o[5] ,
+    \u_riscv_top.wbd_dmem_dat_o[4] ,
+    \u_riscv_top.wbd_dmem_dat_o[3] ,
+    \u_riscv_top.wbd_dmem_dat_o[2] ,
+    \u_riscv_top.wbd_dmem_dat_o[1] ,
+    \u_riscv_top.wbd_dmem_dat_o[0] }),
+    .wbd_dmem_sel_o({\u_riscv_top.wbd_dmem_sel_o[3] ,
+    \u_riscv_top.wbd_dmem_sel_o[2] ,
+    \u_riscv_top.wbd_dmem_sel_o[1] ,
+    \u_riscv_top.wbd_dmem_sel_o[0] }));
+ sky130_sram_2kbyte_1rw1r_32x512_8 u_tsram0_2kb (.csb0(\u_riscv_top.sram0_csb0 ),
+    .csb1(\u_riscv_top.sram0_csb1 ),
+    .web0(\u_riscv_top.sram0_web0 ),
+    .clk0(\u_riscv_top.sram0_clk0 ),
+    .clk1(\u_riscv_top.sram0_clk1 ),
+    .vccd1(vccd1),
+    .vssd1(vssd1),
+    .addr0({\u_riscv_top.sram0_addr0[8] ,
+    \u_riscv_top.sram0_addr0[7] ,
+    \u_riscv_top.sram0_addr0[6] ,
+    \u_riscv_top.sram0_addr0[5] ,
+    \u_riscv_top.sram0_addr0[4] ,
+    \u_riscv_top.sram0_addr0[3] ,
+    \u_riscv_top.sram0_addr0[2] ,
+    \u_riscv_top.sram0_addr0[1] ,
+    \u_riscv_top.sram0_addr0[0] }),
+    .addr1({\u_riscv_top.sram0_addr1[8] ,
+    \u_riscv_top.sram0_addr1[7] ,
+    \u_riscv_top.sram0_addr1[6] ,
+    \u_riscv_top.sram0_addr1[5] ,
+    \u_riscv_top.sram0_addr1[4] ,
+    \u_riscv_top.sram0_addr1[3] ,
+    \u_riscv_top.sram0_addr1[2] ,
+    \u_riscv_top.sram0_addr1[1] ,
+    \u_riscv_top.sram0_addr1[0] }),
+    .din0({\u_riscv_top.sram0_din0[31] ,
+    \u_riscv_top.sram0_din0[30] ,
+    \u_riscv_top.sram0_din0[29] ,
+    \u_riscv_top.sram0_din0[28] ,
+    \u_riscv_top.sram0_din0[27] ,
+    \u_riscv_top.sram0_din0[26] ,
+    \u_riscv_top.sram0_din0[25] ,
+    \u_riscv_top.sram0_din0[24] ,
+    \u_riscv_top.sram0_din0[23] ,
+    \u_riscv_top.sram0_din0[22] ,
+    \u_riscv_top.sram0_din0[21] ,
+    \u_riscv_top.sram0_din0[20] ,
+    \u_riscv_top.sram0_din0[19] ,
+    \u_riscv_top.sram0_din0[18] ,
+    \u_riscv_top.sram0_din0[17] ,
+    \u_riscv_top.sram0_din0[16] ,
+    \u_riscv_top.sram0_din0[15] ,
+    \u_riscv_top.sram0_din0[14] ,
+    \u_riscv_top.sram0_din0[13] ,
+    \u_riscv_top.sram0_din0[12] ,
+    \u_riscv_top.sram0_din0[11] ,
+    \u_riscv_top.sram0_din0[10] ,
+    \u_riscv_top.sram0_din0[9] ,
+    \u_riscv_top.sram0_din0[8] ,
+    \u_riscv_top.sram0_din0[7] ,
+    \u_riscv_top.sram0_din0[6] ,
+    \u_riscv_top.sram0_din0[5] ,
+    \u_riscv_top.sram0_din0[4] ,
+    \u_riscv_top.sram0_din0[3] ,
+    \u_riscv_top.sram0_din0[2] ,
+    \u_riscv_top.sram0_din0[1] ,
+    \u_riscv_top.sram0_din0[0] }),
+    .dout0({\u_riscv_top.sram0_dout0[31] ,
+    \u_riscv_top.sram0_dout0[30] ,
+    \u_riscv_top.sram0_dout0[29] ,
+    \u_riscv_top.sram0_dout0[28] ,
+    \u_riscv_top.sram0_dout0[27] ,
+    \u_riscv_top.sram0_dout0[26] ,
+    \u_riscv_top.sram0_dout0[25] ,
+    \u_riscv_top.sram0_dout0[24] ,
+    \u_riscv_top.sram0_dout0[23] ,
+    \u_riscv_top.sram0_dout0[22] ,
+    \u_riscv_top.sram0_dout0[21] ,
+    \u_riscv_top.sram0_dout0[20] ,
+    \u_riscv_top.sram0_dout0[19] ,
+    \u_riscv_top.sram0_dout0[18] ,
+    \u_riscv_top.sram0_dout0[17] ,
+    \u_riscv_top.sram0_dout0[16] ,
+    \u_riscv_top.sram0_dout0[15] ,
+    \u_riscv_top.sram0_dout0[14] ,
+    \u_riscv_top.sram0_dout0[13] ,
+    \u_riscv_top.sram0_dout0[12] ,
+    \u_riscv_top.sram0_dout0[11] ,
+    \u_riscv_top.sram0_dout0[10] ,
+    \u_riscv_top.sram0_dout0[9] ,
+    \u_riscv_top.sram0_dout0[8] ,
+    \u_riscv_top.sram0_dout0[7] ,
+    \u_riscv_top.sram0_dout0[6] ,
+    \u_riscv_top.sram0_dout0[5] ,
+    \u_riscv_top.sram0_dout0[4] ,
+    \u_riscv_top.sram0_dout0[3] ,
+    \u_riscv_top.sram0_dout0[2] ,
+    \u_riscv_top.sram0_dout0[1] ,
+    \u_riscv_top.sram0_dout0[0] }),
+    .dout1({\u_riscv_top.sram0_dout1[31] ,
+    \u_riscv_top.sram0_dout1[30] ,
+    \u_riscv_top.sram0_dout1[29] ,
+    \u_riscv_top.sram0_dout1[28] ,
+    \u_riscv_top.sram0_dout1[27] ,
+    \u_riscv_top.sram0_dout1[26] ,
+    \u_riscv_top.sram0_dout1[25] ,
+    \u_riscv_top.sram0_dout1[24] ,
+    \u_riscv_top.sram0_dout1[23] ,
+    \u_riscv_top.sram0_dout1[22] ,
+    \u_riscv_top.sram0_dout1[21] ,
+    \u_riscv_top.sram0_dout1[20] ,
+    \u_riscv_top.sram0_dout1[19] ,
+    \u_riscv_top.sram0_dout1[18] ,
+    \u_riscv_top.sram0_dout1[17] ,
+    \u_riscv_top.sram0_dout1[16] ,
+    \u_riscv_top.sram0_dout1[15] ,
+    \u_riscv_top.sram0_dout1[14] ,
+    \u_riscv_top.sram0_dout1[13] ,
+    \u_riscv_top.sram0_dout1[12] ,
+    \u_riscv_top.sram0_dout1[11] ,
+    \u_riscv_top.sram0_dout1[10] ,
+    \u_riscv_top.sram0_dout1[9] ,
+    \u_riscv_top.sram0_dout1[8] ,
+    \u_riscv_top.sram0_dout1[7] ,
+    \u_riscv_top.sram0_dout1[6] ,
+    \u_riscv_top.sram0_dout1[5] ,
+    \u_riscv_top.sram0_dout1[4] ,
+    \u_riscv_top.sram0_dout1[3] ,
+    \u_riscv_top.sram0_dout1[2] ,
+    \u_riscv_top.sram0_dout1[1] ,
+    \u_riscv_top.sram0_dout1[0] }),
+    .wmask0({\u_riscv_top.sram0_wmask0[3] ,
+    \u_riscv_top.sram0_wmask0[2] ,
+    \u_riscv_top.sram0_wmask0[1] ,
+    \u_riscv_top.sram0_wmask0[0] }));
+ uart_i2c_usb_spi_top u_uart_i2c_usb_spi (.app_clk(wbd_clk_uart_skew),
+    .i2c_rstn(i2c_rst_n),
+    .i2cm_intr_o(i2cm_intr_o),
+    .reg_ack(wbd_uart_ack_i),
+    .reg_cs(wbd_uart_stb_o),
+    .reg_wr(wbd_uart_we_o),
+    .scl_pad_i(i2cm_clk_i),
+    .scl_pad_o(i2cm_clk_o),
+    .scl_pad_oen_o(i2cm_clk_oen),
+    .sda_pad_i(i2cm_data_i),
+    .sda_pad_o(i2cm_data_o),
+    .sda_padoen_o(i2cm_data_oen),
+    .spi_rstn(sspim_rst_n),
+    .sspim_sck(sspim_sck),
+    .sspim_si(sspim_si),
+    .sspim_so(sspim_so),
+    .sspim_ssn(sspim_ssn),
+    .uart_rstn(uart_rst_n),
+    .uart_rxd(uart_rxd),
+    .uart_txd(uart_txd),
+    .usb_clk(usb_clk),
+    .usb_in_dn(usb_dn_i),
+    .usb_in_dp(usb_dp_i),
+    .usb_intr_o(usb_intr_o),
+    .usb_out_dn(usb_dn_o),
+    .usb_out_dp(usb_dp_o),
+    .usb_out_tx_oen(usb_oen),
+    .usb_rstn(usb_rst_n),
+    .vccd1(vccd1),
+    .vssd1(vssd1),
+    .wbd_clk_int(wbd_clk_uart_rp),
+    .wbd_clk_uart(wbd_clk_uart_skew),
+    .cfg_cska_uart({\cfg_cska_uart_rp[3] ,
+    \cfg_cska_uart_rp[2] ,
+    \cfg_cska_uart_rp[1] ,
+    \cfg_cska_uart_rp[0] }),
+    .reg_addr({\wbd_uart_adr_o[7] ,
+    \wbd_uart_adr_o[6] ,
+    \wbd_uart_adr_o[5] ,
+    \wbd_uart_adr_o[4] ,
+    \wbd_uart_adr_o[3] ,
+    \wbd_uart_adr_o[2] ,
+    \wbd_uart_adr_o[1] ,
+    \wbd_uart_adr_o[0] }),
+    .reg_be({\wbd_uart_sel_o[3] ,
+    \wbd_uart_sel_o[2] ,
+    \wbd_uart_sel_o[1] ,
+    \wbd_uart_sel_o[0] }),
+    .reg_rdata({\wbd_uart_dat_i[31] ,
+    \wbd_uart_dat_i[30] ,
+    \wbd_uart_dat_i[29] ,
+    \wbd_uart_dat_i[28] ,
+    \wbd_uart_dat_i[27] ,
+    \wbd_uart_dat_i[26] ,
+    \wbd_uart_dat_i[25] ,
+    \wbd_uart_dat_i[24] ,
+    \wbd_uart_dat_i[23] ,
+    \wbd_uart_dat_i[22] ,
+    \wbd_uart_dat_i[21] ,
+    \wbd_uart_dat_i[20] ,
+    \wbd_uart_dat_i[19] ,
+    \wbd_uart_dat_i[18] ,
+    \wbd_uart_dat_i[17] ,
+    \wbd_uart_dat_i[16] ,
+    \wbd_uart_dat_i[15] ,
+    \wbd_uart_dat_i[14] ,
+    \wbd_uart_dat_i[13] ,
+    \wbd_uart_dat_i[12] ,
+    \wbd_uart_dat_i[11] ,
+    \wbd_uart_dat_i[10] ,
+    \wbd_uart_dat_i[9] ,
+    \wbd_uart_dat_i[8] ,
+    \wbd_uart_dat_i[7] ,
+    \wbd_uart_dat_i[6] ,
+    \wbd_uart_dat_i[5] ,
+    \wbd_uart_dat_i[4] ,
+    \wbd_uart_dat_i[3] ,
+    \wbd_uart_dat_i[2] ,
+    \wbd_uart_dat_i[1] ,
+    \wbd_uart_dat_i[0] }),
+    .reg_wdata({\wbd_uart_dat_o[31] ,
+    \wbd_uart_dat_o[30] ,
+    \wbd_uart_dat_o[29] ,
+    \wbd_uart_dat_o[28] ,
+    \wbd_uart_dat_o[27] ,
+    \wbd_uart_dat_o[26] ,
+    \wbd_uart_dat_o[25] ,
+    \wbd_uart_dat_o[24] ,
+    \wbd_uart_dat_o[23] ,
+    \wbd_uart_dat_o[22] ,
+    \wbd_uart_dat_o[21] ,
+    \wbd_uart_dat_o[20] ,
+    \wbd_uart_dat_o[19] ,
+    \wbd_uart_dat_o[18] ,
+    \wbd_uart_dat_o[17] ,
+    \wbd_uart_dat_o[16] ,
+    \wbd_uart_dat_o[15] ,
+    \wbd_uart_dat_o[14] ,
+    \wbd_uart_dat_o[13] ,
+    \wbd_uart_dat_o[12] ,
+    \wbd_uart_dat_o[11] ,
+    \wbd_uart_dat_o[10] ,
+    \wbd_uart_dat_o[9] ,
+    \wbd_uart_dat_o[8] ,
+    \wbd_uart_dat_o[7] ,
+    \wbd_uart_dat_o[6] ,
+    \wbd_uart_dat_o[5] ,
+    \wbd_uart_dat_o[4] ,
+    \wbd_uart_dat_o[3] ,
+    \wbd_uart_dat_o[2] ,
+    \wbd_uart_dat_o[1] ,
+    \wbd_uart_dat_o[0] }));
+ wb_host u_wb_host (.cpu_clk(\u_riscv_top.core_clk ),
+    .rtc_clk(\u_riscv_top.rtc_clk ),
+    .uartm_rxd(uartm_rxd),
+    .uartm_txd(uartm_txd),
+    .usb_clk(usb_clk),
+    .user_clock1(wb_clk_i),
+    .user_clock2(user_clock2),
+    .vccd1(vccd1),
+    .vssd1(vssd1),
+    .wbd_clk_int(wbd_clk_int),
+    .wbd_clk_wh(wbd_clk_wh),
+    .wbd_int_rst_n(\u_riscv_top.pwrup_rst_n ),
+    .wbm_ack_o(wbs_ack_o),
+    .wbm_clk_i(wb_clk_i),
+    .wbm_cyc_i(wbs_cyc_i),
+    .wbm_rst_i(wb_rst_i),
+    .wbm_stb_i(wbs_stb_i),
+    .wbm_we_i(wbs_we_i),
+    .wbs_ack_i(wbd_int_ack_o),
+    .wbs_clk_i(wbd_clk_wh),
+    .wbs_clk_out(wbd_clk_int),
+    .wbs_cyc_o(wbd_int_cyc_i),
+    .wbs_err_i(wbd_int_err_o),
+    .wbs_stb_o(wbd_int_stb_i),
+    .wbs_we_o(wbd_int_we_i),
+    .cfg_clk_ctrl1({\cfg_clk_ctrl1[31] ,
+    \cfg_clk_ctrl1[30] ,
+    \cfg_clk_ctrl1[29] ,
+    \cfg_clk_ctrl1[28] ,
+    \cfg_clk_ctrl1[27] ,
+    \cfg_clk_ctrl1[26] ,
+    \cfg_clk_ctrl1[25] ,
+    \cfg_clk_ctrl1[24] ,
+    \cfg_clk_ctrl1[23] ,
+    \cfg_clk_ctrl1[22] ,
+    \cfg_clk_ctrl1[21] ,
+    \cfg_clk_ctrl1[20] ,
+    \cfg_clk_ctrl1[19] ,
+    \cfg_clk_ctrl1[18] ,
+    \cfg_clk_ctrl1[17] ,
+    \cfg_clk_ctrl1[16] ,
+    \cfg_clk_ctrl1[15] ,
+    \cfg_clk_ctrl1[14] ,
+    \cfg_clk_ctrl1[13] ,
+    \cfg_clk_ctrl1[12] ,
+    \cfg_clk_ctrl1[11] ,
+    \cfg_clk_ctrl1[10] ,
+    \cfg_clk_ctrl1[9] ,
+    \cfg_clk_ctrl1[8] ,
+    \cfg_clk_ctrl1[7] ,
+    \cfg_clk_ctrl1[6] ,
+    \cfg_clk_ctrl1[5] ,
+    \cfg_clk_ctrl1[4] ,
+    \cfg_clk_ctrl1[3] ,
+    \cfg_clk_ctrl1[2] ,
+    \cfg_clk_ctrl1[1] ,
+    \cfg_clk_ctrl1[0] }),
+    .cfg_clk_ctrl2({\cfg_clk_ctrl2[31] ,
+    \cfg_clk_ctrl2[30] ,
+    \cfg_clk_ctrl2[29] ,
+    \cfg_clk_ctrl2[28] ,
+    \cfg_clk_ctrl2[27] ,
+    \cfg_clk_ctrl2[26] ,
+    \cfg_clk_ctrl2[25] ,
+    \cfg_clk_ctrl2[24] ,
+    \cfg_clk_ctrl2[23] ,
+    \cfg_clk_ctrl2[22] ,
+    \cfg_clk_ctrl2[21] ,
+    \cfg_clk_ctrl2[20] ,
+    \cfg_clk_ctrl2[19] ,
+    \cfg_clk_ctrl2[18] ,
+    \cfg_clk_ctrl2[17] ,
+    \cfg_clk_ctrl2[16] ,
+    \cfg_clk_ctrl2[15] ,
+    \cfg_clk_ctrl2[14] ,
+    \cfg_clk_ctrl2[13] ,
+    \cfg_clk_ctrl2[12] ,
+    \cfg_clk_ctrl2[11] ,
+    \cfg_clk_ctrl2[10] ,
+    \cfg_clk_ctrl2[9] ,
+    \cfg_clk_ctrl2[8] ,
+    \cfg_clk_ctrl2[7] ,
+    \cfg_clk_ctrl2[6] ,
+    \cfg_clk_ctrl2[5] ,
+    \cfg_clk_ctrl2[4] ,
+    \cfg_clk_ctrl2[3] ,
+    \cfg_clk_ctrl2[2] ,
+    \cfg_clk_ctrl2[1] ,
+    \cfg_clk_ctrl2[0] }),
+    .cfg_cska_wh({\cfg_clk_ctrl1[7] ,
+    \cfg_clk_ctrl1[6] ,
+    \cfg_clk_ctrl1[5] ,
+    \cfg_clk_ctrl1[4] }),
+    .la_data_in({la_data_in[17],
+    la_data_in[16],
+    la_data_in[15],
+    la_data_in[14],
+    la_data_in[13],
+    la_data_in[12],
+    la_data_in[11],
+    la_data_in[10],
+    la_data_in[9],
+    la_data_in[8],
+    la_data_in[7],
+    la_data_in[6],
+    la_data_in[5],
+    la_data_in[4],
+    la_data_in[3],
+    la_data_in[2],
+    la_data_in[1],
+    la_data_in[0]}),
+    .wbm_adr_i({wbs_adr_i[31],
+    wbs_adr_i[30],
+    wbs_adr_i[29],
+    wbs_adr_i[28],
+    wbs_adr_i[27],
+    wbs_adr_i[26],
+    wbs_adr_i[25],
+    wbs_adr_i[24],
+    wbs_adr_i[23],
+    wbs_adr_i[22],
+    wbs_adr_i[21],
+    wbs_adr_i[20],
+    wbs_adr_i[19],
+    wbs_adr_i[18],
+    wbs_adr_i[17],
+    wbs_adr_i[16],
+    wbs_adr_i[15],
+    wbs_adr_i[14],
+    wbs_adr_i[13],
+    wbs_adr_i[12],
+    wbs_adr_i[11],
+    wbs_adr_i[10],
+    wbs_adr_i[9],
+    wbs_adr_i[8],
+    wbs_adr_i[7],
+    wbs_adr_i[6],
+    wbs_adr_i[5],
+    wbs_adr_i[4],
+    wbs_adr_i[3],
+    wbs_adr_i[2],
+    wbs_adr_i[1],
+    wbs_adr_i[0]}),
+    .wbm_dat_i({wbs_dat_i[31],
+    wbs_dat_i[30],
+    wbs_dat_i[29],
+    wbs_dat_i[28],
+    wbs_dat_i[27],
+    wbs_dat_i[26],
+    wbs_dat_i[25],
+    wbs_dat_i[24],
+    wbs_dat_i[23],
+    wbs_dat_i[22],
+    wbs_dat_i[21],
+    wbs_dat_i[20],
+    wbs_dat_i[19],
+    wbs_dat_i[18],
+    wbs_dat_i[17],
+    wbs_dat_i[16],
+    wbs_dat_i[15],
+    wbs_dat_i[14],
+    wbs_dat_i[13],
+    wbs_dat_i[12],
+    wbs_dat_i[11],
+    wbs_dat_i[10],
+    wbs_dat_i[9],
+    wbs_dat_i[8],
+    wbs_dat_i[7],
+    wbs_dat_i[6],
+    wbs_dat_i[5],
+    wbs_dat_i[4],
+    wbs_dat_i[3],
+    wbs_dat_i[2],
+    wbs_dat_i[1],
+    wbs_dat_i[0]}),
+    .wbm_dat_o({wbs_dat_o[31],
+    wbs_dat_o[30],
+    wbs_dat_o[29],
+    wbs_dat_o[28],
+    wbs_dat_o[27],
+    wbs_dat_o[26],
+    wbs_dat_o[25],
+    wbs_dat_o[24],
+    wbs_dat_o[23],
+    wbs_dat_o[22],
+    wbs_dat_o[21],
+    wbs_dat_o[20],
+    wbs_dat_o[19],
+    wbs_dat_o[18],
+    wbs_dat_o[17],
+    wbs_dat_o[16],
+    wbs_dat_o[15],
+    wbs_dat_o[14],
+    wbs_dat_o[13],
+    wbs_dat_o[12],
+    wbs_dat_o[11],
+    wbs_dat_o[10],
+    wbs_dat_o[9],
+    wbs_dat_o[8],
+    wbs_dat_o[7],
+    wbs_dat_o[6],
+    wbs_dat_o[5],
+    wbs_dat_o[4],
+    wbs_dat_o[3],
+    wbs_dat_o[2],
+    wbs_dat_o[1],
+    wbs_dat_o[0]}),
+    .wbm_sel_i({wbs_sel_i[3],
+    wbs_sel_i[2],
+    wbs_sel_i[1],
+    wbs_sel_i[0]}),
+    .wbs_adr_o({\wbd_int_adr_i[31] ,
+    \wbd_int_adr_i[30] ,
+    \wbd_int_adr_i[29] ,
+    \wbd_int_adr_i[28] ,
+    \wbd_int_adr_i[27] ,
+    \wbd_int_adr_i[26] ,
+    \wbd_int_adr_i[25] ,
+    \wbd_int_adr_i[24] ,
+    \wbd_int_adr_i[23] ,
+    \wbd_int_adr_i[22] ,
+    \wbd_int_adr_i[21] ,
+    \wbd_int_adr_i[20] ,
+    \wbd_int_adr_i[19] ,
+    \wbd_int_adr_i[18] ,
+    \wbd_int_adr_i[17] ,
+    \wbd_int_adr_i[16] ,
+    \wbd_int_adr_i[15] ,
+    \wbd_int_adr_i[14] ,
+    \wbd_int_adr_i[13] ,
+    \wbd_int_adr_i[12] ,
+    \wbd_int_adr_i[11] ,
+    \wbd_int_adr_i[10] ,
+    \wbd_int_adr_i[9] ,
+    \wbd_int_adr_i[8] ,
+    \wbd_int_adr_i[7] ,
+    \wbd_int_adr_i[6] ,
+    \wbd_int_adr_i[5] ,
+    \wbd_int_adr_i[4] ,
+    \wbd_int_adr_i[3] ,
+    \wbd_int_adr_i[2] ,
+    \wbd_int_adr_i[1] ,
+    \wbd_int_adr_i[0] }),
+    .wbs_dat_i({\wbd_int_dat_o[31] ,
+    \wbd_int_dat_o[30] ,
+    \wbd_int_dat_o[29] ,
+    \wbd_int_dat_o[28] ,
+    \wbd_int_dat_o[27] ,
+    \wbd_int_dat_o[26] ,
+    \wbd_int_dat_o[25] ,
+    \wbd_int_dat_o[24] ,
+    \wbd_int_dat_o[23] ,
+    \wbd_int_dat_o[22] ,
+    \wbd_int_dat_o[21] ,
+    \wbd_int_dat_o[20] ,
+    \wbd_int_dat_o[19] ,
+    \wbd_int_dat_o[18] ,
+    \wbd_int_dat_o[17] ,
+    \wbd_int_dat_o[16] ,
+    \wbd_int_dat_o[15] ,
+    \wbd_int_dat_o[14] ,
+    \wbd_int_dat_o[13] ,
+    \wbd_int_dat_o[12] ,
+    \wbd_int_dat_o[11] ,
+    \wbd_int_dat_o[10] ,
+    \wbd_int_dat_o[9] ,
+    \wbd_int_dat_o[8] ,
+    \wbd_int_dat_o[7] ,
+    \wbd_int_dat_o[6] ,
+    \wbd_int_dat_o[5] ,
+    \wbd_int_dat_o[4] ,
+    \wbd_int_dat_o[3] ,
+    \wbd_int_dat_o[2] ,
+    \wbd_int_dat_o[1] ,
+    \wbd_int_dat_o[0] }),
+    .wbs_dat_o({\wbd_int_dat_i[31] ,
+    \wbd_int_dat_i[30] ,
+    \wbd_int_dat_i[29] ,
+    \wbd_int_dat_i[28] ,
+    \wbd_int_dat_i[27] ,
+    \wbd_int_dat_i[26] ,
+    \wbd_int_dat_i[25] ,
+    \wbd_int_dat_i[24] ,
+    \wbd_int_dat_i[23] ,
+    \wbd_int_dat_i[22] ,
+    \wbd_int_dat_i[21] ,
+    \wbd_int_dat_i[20] ,
+    \wbd_int_dat_i[19] ,
+    \wbd_int_dat_i[18] ,
+    \wbd_int_dat_i[17] ,
+    \wbd_int_dat_i[16] ,
+    \wbd_int_dat_i[15] ,
+    \wbd_int_dat_i[14] ,
+    \wbd_int_dat_i[13] ,
+    \wbd_int_dat_i[12] ,
+    \wbd_int_dat_i[11] ,
+    \wbd_int_dat_i[10] ,
+    \wbd_int_dat_i[9] ,
+    \wbd_int_dat_i[8] ,
+    \wbd_int_dat_i[7] ,
+    \wbd_int_dat_i[6] ,
+    \wbd_int_dat_i[5] ,
+    \wbd_int_dat_i[4] ,
+    \wbd_int_dat_i[3] ,
+    \wbd_int_dat_i[2] ,
+    \wbd_int_dat_i[1] ,
+    \wbd_int_dat_i[0] }),
+    .wbs_sel_o({\wbd_int_sel_i[3] ,
+    \wbd_int_sel_i[2] ,
+    \wbd_int_sel_i[1] ,
+    \wbd_int_sel_i[0] }));
+endmodule

diff --git a/mpw_precheck/outputs/user_project_wrapper.magic.drc.mag b/mpw_precheck/outputs/user_project_wrapper.magic.drc.mag
new file mode 100644
index 0000000..16219ac
--- /dev/null
+++ b/mpw_precheck/outputs/user_project_wrapper.magic.drc.mag

@@ -0,0 +1,154117 @@
+magic
+tech sky130A
+magscale 1 2
+timestamp 1647766512
+<< checkpaint >>
+rect -12658 -11586 596582 715522
+<< metal1 >>
+rect 71774 702992 71780 703044
+rect 71832 703032 71838 703044
+rect 72970 703032 72976 703044
+rect 71832 703004 72976 703032
+rect 71832 702992 71838 703004
+rect 72970 702992 72976 703004
+rect 73028 702992 73034 703044
+rect 331214 702992 331220 703044
+rect 331272 703032 331278 703044
+rect 332502 703032 332508 703044
+rect 331272 703004 332508 703032
+rect 331272 702992 331278 703004
+rect 332502 702992 332508 703004
+rect 332560 702992 332566 703044
+rect 202782 700340 202788 700392
+rect 202840 700380 202846 700392
+rect 203518 700380 203524 700392
+rect 202840 700352 203524 700380
+rect 202840 700340 202846 700352
+rect 203518 700340 203524 700352
+rect 203576 700340 203582 700392
+rect 536098 700340 536104 700392
+rect 536156 700380 536162 700392
+rect 543458 700380 543464 700392
+rect 536156 700352 543464 700380
+rect 536156 700340 536162 700352
+rect 543458 700340 543464 700352
+rect 543516 700340 543522 700392
+rect 348786 700272 348792 700324
+rect 348844 700312 348850 700324
+rect 454678 700312 454684 700324
+rect 348844 700284 454684 700312
+rect 348844 700272 348850 700284
+rect 454678 700272 454684 700284
+rect 454736 700272 454742 700324
+rect 478506 700272 478512 700324
+rect 478564 700312 478570 700324
+rect 509878 700312 509884 700324
+rect 478564 700284 509884 700312
+rect 478564 700272 478570 700284
+rect 509878 700272 509884 700284
+rect 509936 700272 509942 700324
+rect 534258 700272 534264 700324
+rect 534316 700312 534322 700324
+rect 559650 700312 559656 700324
+rect 534316 700284 559656 700312
+rect 534316 700272 534322 700284
+rect 559650 700272 559656 700284
+rect 559708 700272 559714 700324
+rect 137830 699660 137836 699712
+rect 137888 699700 137894 699712
+rect 140038 699700 140044 699712
+rect 137888 699672 140044 699700
+rect 137888 699660 137894 699672
+rect 140038 699660 140044 699672
+rect 140096 699660 140102 699712
+rect 218974 699660 218980 699712
+rect 219032 699700 219038 699712
+rect 220078 699700 220084 699712
+rect 219032 699672 220084 699700
+rect 219032 699660 219038 699672
+rect 220078 699660 220084 699672
+rect 220136 699660 220142 699712
+rect 170306 698912 170312 698964
+rect 170364 698952 170370 698964
+rect 529198 698952 529204 698964
+rect 170364 698924 529204 698952
+rect 170364 698912 170370 698924
+rect 529198 698912 529204 698924
+rect 529256 698912 529262 698964
+rect 266354 697620 266360 697672
+rect 266412 697660 266418 697672
+rect 267642 697660 267648 697672
+rect 266412 697632 267648 697660
+rect 266412 697620 266418 697632
+rect 267642 697620 267648 697632
+rect 267700 697620 267706 697672
+rect 105446 697552 105452 697604
+rect 105504 697592 105510 697604
+rect 526438 697592 526444 697604
+rect 105504 697564 526444 697592
+rect 105504 697552 105510 697564
+rect 526438 697552 526444 697564
+rect 526496 697552 526502 697604
+rect 569218 696940 569224 696992
+rect 569276 696980 569282 696992
+rect 580166 696980 580172 696992
+rect 569276 696952 580172 696980
+rect 569276 696940 569282 696952
+rect 580166 696940 580172 696952
+rect 580224 696940 580230 696992
+rect 154114 696192 154120 696244
+rect 154172 696232 154178 696244
+rect 531682 696232 531688 696244
+rect 154172 696204 531688 696232
+rect 154172 696192 154178 696204
+rect 531682 696192 531688 696204
+rect 531740 696192 531746 696244
+rect 574738 683136 574744 683188
+rect 574796 683176 574802 683188
+rect 580166 683176 580172 683188
+rect 574796 683148 580172 683176
+rect 574796 683136 574802 683148
+rect 580166 683136 580172 683148
+rect 580224 683136 580230 683188
+rect 3510 670692 3516 670744
+rect 3568 670732 3574 670744
+rect 509970 670732 509976 670744
+rect 3568 670704 509976 670732
+rect 3568 670692 3574 670704
+rect 509970 670692 509976 670704
+rect 510028 670692 510034 670744
+rect 565078 670692 565084 670744
+rect 565136 670732 565142 670744
+rect 580166 670732 580172 670744
+rect 565136 670704 580172 670732
+rect 565136 670692 565142 670704
+rect 580166 670692 580172 670704
+rect 580224 670692 580230 670744
+rect 3510 656888 3516 656940
+rect 3568 656928 3574 656940
+rect 453298 656928 453304 656940
+rect 3568 656900 453304 656928
+rect 3568 656888 3574 656900
+rect 453298 656888 453304 656900
+rect 453356 656888 453362 656940
+rect 567838 643084 567844 643136
+rect 567896 643124 567902 643136
+rect 580166 643124 580172 643136
+rect 567896 643096 580172 643124
+rect 567896 643084 567902 643096
+rect 580166 643084 580172 643096
+rect 580224 643084 580230 643136
+rect 3510 632068 3516 632120
+rect 3568 632108 3574 632120
+rect 508498 632108 508504 632120
+rect 3568 632080 508504 632108
+rect 3568 632068 3574 632080
+rect 508498 632068 508504 632080
+rect 508556 632068 508562 632120
+rect 573358 630640 573364 630692
+rect 573416 630680 573422 630692
+rect 580166 630680 580172 630692
+rect 573416 630652 580172 630680
+rect 573416 630640 573422 630652
+rect 580166 630640 580172 630652
+rect 580224 630640 580230 630692
+rect 3510 618264 3516 618316
+rect 3568 618304 3574 618316
+rect 510798 618304 510804 618316
+rect 3568 618276 510804 618304
+rect 3568 618264 3574 618276
+rect 510798 618264 510804 618276
+rect 510856 618264 510862 618316
+rect 563698 616836 563704 616888
+rect 563756 616876 563762 616888
+rect 580166 616876 580172 616888
+rect 563756 616848 580172 616876
+rect 563756 616836 563762 616848
+rect 580166 616836 580172 616848
+rect 580224 616836 580230 616888
+rect 3510 605820 3516 605872
+rect 3568 605860 3574 605872
+rect 454770 605860 454776 605872
+rect 3568 605832 454776 605860
+rect 3568 605820 3574 605832
+rect 454770 605820 454776 605832
+rect 454828 605820 454834 605872
+rect 566458 590656 566464 590708
+rect 566516 590696 566522 590708
+rect 579798 590696 579804 590708
+rect 566516 590668 579804 590696
+rect 566516 590656 566522 590668
+rect 579798 590656 579804 590668
+rect 579856 590656 579862 590708
+rect 3326 579640 3332 579692
+rect 3384 579680 3390 579692
+rect 453390 579680 453396 579692
+rect 3384 579652 453396 579680
+rect 3384 579640 3390 579652
+rect 453390 579640 453396 579652
+rect 453448 579640 453454 579692
+rect 23474 578892 23480 578944
+rect 23532 578932 23538 578944
+rect 529934 578932 529940 578944
+rect 23532 578904 529940 578932
+rect 23532 578892 23538 578904
+rect 529934 578892 529940 578904
+rect 529992 578892 529998 578944
+rect 412634 577464 412640 577516
+rect 412692 577504 412698 577516
+rect 533062 577504 533068 577516
+rect 412692 577476 533068 577504
+rect 412692 577464 412698 577476
+rect 533062 577464 533068 577476
+rect 533120 577464 533126 577516
+rect 571978 576852 571984 576904
+rect 572036 576892 572042 576904
+rect 580166 576892 580172 576904
+rect 572036 576864 580172 576892
+rect 572036 576852 572042 576864
+rect 580166 576852 580172 576864
+rect 580224 576852 580230 576904
+rect 88334 576104 88340 576156
+rect 88392 576144 88398 576156
+rect 530762 576144 530768 576156
+rect 88392 576116 530768 576144
+rect 88392 576104 88398 576116
+rect 530762 576104 530768 576116
+rect 530820 576104 530826 576156
+rect 220078 574744 220084 574796
+rect 220136 574784 220142 574796
+rect 531866 574784 531872 574796
+rect 220136 574756 531872 574784
+rect 220136 574744 220142 574756
+rect 531866 574744 531872 574756
+rect 531924 574744 531930 574796
+rect 6914 573316 6920 573368
+rect 6972 573356 6978 573368
+rect 530302 573356 530308 573368
+rect 6972 573328 530308 573356
+rect 6972 573316 6978 573328
+rect 530302 573316 530308 573328
+rect 530360 573316 530366 573368
+rect 71774 571956 71780 572008
+rect 71832 571996 71838 572008
+rect 529290 571996 529296 572008
+rect 71832 571968 529296 571996
+rect 71832 571956 71838 571968
+rect 529290 571956 529296 571968
+rect 529348 571956 529354 572008
+rect 140038 570596 140044 570648
+rect 140096 570636 140102 570648
+rect 531498 570636 531504 570648
+rect 140096 570608 531504 570636
+rect 140096 570596 140102 570608
+rect 531498 570596 531504 570608
+rect 531556 570596 531562 570648
+rect 203518 569168 203524 569220
+rect 203576 569208 203582 569220
+rect 531590 569208 531596 569220
+rect 203576 569180 531596 569208
+rect 203576 569168 203582 569180
+rect 531590 569168 531596 569180
+rect 531648 569168 531654 569220
+rect 397454 567808 397460 567860
+rect 397512 567848 397518 567860
+rect 532786 567848 532792 567860
+rect 397512 567820 532792 567848
+rect 397512 567808 397518 567820
+rect 532786 567808 532792 567820
+rect 532844 567808 532850 567860
+rect 3418 565836 3424 565888
+rect 3476 565876 3482 565888
+rect 511074 565876 511080 565888
+rect 3476 565848 511080 565876
+rect 3476 565836 3482 565848
+rect 511074 565836 511080 565848
+rect 511132 565836 511138 565888
+rect 266354 565088 266360 565140
+rect 266412 565128 266418 565140
+rect 531774 565128 531780 565140
+rect 266412 565100 531780 565128
+rect 266412 565088 266418 565100
+rect 531774 565088 531780 565100
+rect 531832 565088 531838 565140
+rect 331214 563660 331220 563712
+rect 331272 563700 331278 563712
+rect 532878 563700 532884 563712
+rect 331272 563672 532884 563700
+rect 331272 563660 331278 563672
+rect 532878 563660 532884 563672
+rect 532936 563660 532942 563712
+rect 576118 563048 576124 563100
+rect 576176 563088 576182 563100
+rect 579798 563088 579804 563100
+rect 576176 563060 579804 563088
+rect 576176 563048 576182 563060
+rect 579798 563048 579804 563060
+rect 579856 563048 579862 563100
+rect 364334 562300 364340 562352
+rect 364392 562340 364398 562352
+rect 532970 562340 532976 562352
+rect 364392 562312 532976 562340
+rect 364392 562300 364398 562312
+rect 532970 562300 532976 562312
+rect 533028 562300 533034 562352
+rect 3510 560940 3516 560992
+rect 3568 560980 3574 560992
+rect 512270 560980 512276 560992
+rect 3568 560952 512276 560980
+rect 3568 560940 3574 560952
+rect 512270 560940 512276 560952
+rect 512328 560940 512334 560992
+rect 40034 559512 40040 559564
+rect 40092 559552 40098 559564
+rect 529842 559552 529848 559564
+rect 40092 559524 529848 559552
+rect 40092 559512 40098 559524
+rect 529842 559512 529848 559524
+rect 529900 559512 529906 559564
+rect 234614 558152 234620 558204
+rect 234672 558192 234678 558204
+rect 531314 558192 531320 558204
+rect 234672 558164 531320 558192
+rect 234672 558152 234678 558164
+rect 531314 558152 531320 558164
+rect 531372 558152 531378 558204
+rect 299474 556792 299480 556844
+rect 299532 556832 299538 556844
+rect 532234 556832 532240 556844
+rect 299532 556804 532240 556832
+rect 299532 556792 299538 556804
+rect 532234 556792 532240 556804
+rect 532292 556792 532298 556844
+rect 494054 555500 494060 555552
+rect 494112 555540 494118 555552
+rect 533890 555540 533896 555552
+rect 494112 555512 533896 555540
+rect 494112 555500 494118 555512
+rect 533890 555500 533896 555512
+rect 533948 555500 533954 555552
+rect 282914 555432 282920 555484
+rect 282972 555472 282978 555484
+rect 530486 555472 530492 555484
+rect 282972 555444 530492 555472
+rect 282972 555432 282978 555444
+rect 530486 555432 530492 555444
+rect 530544 555432 530550 555484
+rect 508498 555296 508504 555348
+rect 508556 555336 508562 555348
+rect 511718 555336 511724 555348
+rect 508556 555308 511724 555336
+rect 508556 555296 508562 555308
+rect 511718 555296 511724 555308
+rect 511776 555296 511782 555348
+rect 429194 554004 429200 554056
+rect 429252 554044 429258 554056
+rect 533338 554044 533344 554056
+rect 429252 554016 533344 554044
+rect 429252 554004 429258 554016
+rect 533338 554004 533344 554016
+rect 533396 554004 533402 554056
+rect 531590 553596 531596 553648
+rect 531648 553636 531654 553648
+rect 532050 553636 532056 553648
+rect 531648 553608 532056 553636
+rect 531648 553596 531654 553608
+rect 532050 553596 532056 553608
+rect 532108 553596 532114 553648
+rect 531314 553528 531320 553580
+rect 531372 553568 531378 553580
+rect 531682 553568 531688 553580
+rect 531372 553540 531688 553568
+rect 531372 553528 531378 553540
+rect 531682 553528 531688 553540
+rect 531740 553528 531746 553580
+rect 532694 553460 532700 553512
+rect 532752 553500 532758 553512
+rect 532970 553500 532976 553512
+rect 532752 553472 532976 553500
+rect 532752 553460 532758 553472
+rect 532970 553460 532976 553472
+rect 533028 553460 533034 553512
+rect 3418 553392 3424 553444
+rect 3476 553432 3482 553444
+rect 455322 553432 455328 553444
+rect 3476 553404 455328 553432
+rect 3476 553392 3482 553404
+rect 455322 553392 455328 553404
+rect 455380 553392 455386 553444
+rect 532786 553392 532792 553444
+rect 532844 553432 532850 553444
+rect 533706 553432 533712 553444
+rect 532844 553404 533712 553432
+rect 532844 553392 532850 553404
+rect 533706 553392 533712 553404
+rect 533764 553392 533770 553444
+rect 510798 553324 510804 553376
+rect 510856 553364 510862 553376
+rect 511534 553364 511540 553376
+rect 510856 553336 511540 553364
+rect 510856 553324 510862 553336
+rect 511534 553324 511540 553336
+rect 511592 553324 511598 553376
+rect 445662 553256 445668 553308
+rect 445720 553296 445726 553308
+rect 565814 553296 565820 553308
+rect 445720 553268 565820 553296
+rect 445720 553256 445726 553268
+rect 565814 553256 565820 553268
+rect 565872 553256 565878 553308
+rect 445570 553188 445576 553240
+rect 445628 553228 445634 553240
+rect 563054 553228 563060 553240
+rect 445628 553200 563060 553228
+rect 445628 553188 445634 553200
+rect 563054 553188 563060 553200
+rect 563112 553188 563118 553240
+rect 455322 553052 455328 553104
+rect 455380 553092 455386 553104
+rect 510798 553092 510804 553104
+rect 455380 553064 510804 553092
+rect 455380 553052 455386 553064
+rect 510798 553052 510804 553064
+rect 510856 553052 510862 553104
+rect 509878 552984 509884 553036
+rect 509936 553024 509942 553036
+rect 534074 553024 534080 553036
+rect 509936 552996 534080 553024
+rect 509936 552984 509942 552996
+rect 534074 552984 534080 552996
+rect 534132 552984 534138 553036
+rect 453390 552916 453396 552968
+rect 453448 552956 453454 552968
+rect 511166 552956 511172 552968
+rect 453448 552928 511172 552956
+rect 453448 552916 453454 552928
+rect 511166 552916 511172 552928
+rect 511224 552916 511230 552968
+rect 454770 552848 454776 552900
+rect 454828 552888 454834 552900
+rect 511350 552888 511356 552900
+rect 454828 552860 511356 552888
+rect 454828 552848 454834 552860
+rect 511350 552848 511356 552860
+rect 511408 552848 511414 552900
+rect 527174 552848 527180 552900
+rect 527232 552888 527238 552900
+rect 534810 552888 534816 552900
+rect 527232 552860 534816 552888
+rect 527232 552848 527238 552860
+rect 534810 552848 534816 552860
+rect 534868 552848 534874 552900
+rect 453298 552780 453304 552832
+rect 453356 552820 453362 552832
+rect 511902 552820 511908 552832
+rect 453356 552792 511908 552820
+rect 453356 552780 453362 552792
+rect 511902 552780 511908 552792
+rect 511960 552780 511966 552832
+rect 447778 552712 447784 552764
+rect 447836 552752 447842 552764
+rect 455230 552752 455236 552764
+rect 447836 552724 455236 552752
+rect 447836 552712 447842 552724
+rect 455230 552712 455236 552724
+rect 455288 552712 455294 552764
+rect 462314 552712 462320 552764
+rect 462372 552752 462378 552764
+rect 534258 552752 534264 552764
+rect 462372 552724 534264 552752
+rect 462372 552712 462378 552724
+rect 534258 552712 534264 552724
+rect 534316 552712 534322 552764
+rect 28258 552644 28264 552696
+rect 28316 552684 28322 552696
+rect 450446 552684 450452 552696
+rect 28316 552656 450452 552684
+rect 28316 552644 28322 552656
+rect 450446 552644 450452 552656
+rect 450504 552644 450510 552696
+rect 454678 552644 454684 552696
+rect 454736 552684 454742 552696
+rect 532970 552684 532976 552696
+rect 454736 552656 532976 552684
+rect 454736 552644 454742 552656
+rect 532970 552644 532976 552656
+rect 533028 552644 533034 552696
+rect 22830 552576 22836 552628
+rect 22888 552616 22894 552628
+rect 452470 552616 452476 552628
+rect 22888 552588 452476 552616
+rect 22888 552576 22894 552588
+rect 452470 552576 452476 552588
+rect 452528 552576 452534 552628
+rect 521654 552576 521660 552628
+rect 521712 552616 521718 552628
+rect 558362 552616 558368 552628
+rect 521712 552588 558368 552616
+rect 521712 552576 521718 552588
+rect 558362 552576 558368 552588
+rect 558420 552576 558426 552628
+rect 451366 552548 451372 552560
+rect 447106 552520 451372 552548
+rect 438118 552236 438124 552288
+rect 438176 552276 438182 552288
+rect 447106 552276 447134 552520
+rect 451366 552508 451372 552520
+rect 451424 552508 451430 552560
+rect 521838 552508 521844 552560
+rect 521896 552548 521902 552560
+rect 559006 552548 559012 552560
+rect 521896 552520 559012 552548
+rect 521896 552508 521902 552520
+rect 559006 552508 559012 552520
+rect 559064 552508 559070 552560
+rect 447686 552440 447692 552492
+rect 447744 552480 447750 552492
+rect 453022 552480 453028 552492
+rect 447744 552452 453028 552480
+rect 447744 552440 447750 552452
+rect 453022 552440 453028 552452
+rect 453080 552440 453086 552492
+rect 522850 552440 522856 552492
+rect 522908 552480 522914 552492
+rect 558914 552480 558920 552492
+rect 522908 552452 558920 552480
+rect 522908 552440 522914 552452
+rect 558914 552440 558920 552452
+rect 558972 552440 558978 552492
+rect 449158 552372 449164 552424
+rect 449216 552412 449222 552424
+rect 454494 552412 454500 552424
+rect 449216 552384 454500 552412
+rect 449216 552372 449222 552384
+rect 454494 552372 454500 552384
+rect 454552 552372 454558 552424
+rect 522206 552372 522212 552424
+rect 522264 552412 522270 552424
+rect 560294 552412 560300 552424
+rect 522264 552384 560300 552412
+rect 522264 552372 522270 552384
+rect 560294 552372 560300 552384
+rect 560352 552372 560358 552424
+rect 450814 552344 450820 552356
+rect 438176 552248 447134 552276
+rect 449084 552316 450820 552344
+rect 438176 552236 438182 552248
+rect 445110 552100 445116 552152
+rect 445168 552140 445174 552152
+rect 449084 552140 449112 552316
+rect 450814 552304 450820 552316
+rect 450872 552304 450878 552356
+rect 521470 552304 521476 552356
+rect 521528 552344 521534 552356
+rect 560386 552344 560392 552356
+rect 521528 552316 560392 552344
+rect 521528 552304 521534 552316
+rect 560386 552304 560392 552316
+rect 560444 552304 560450 552356
+rect 449894 552236 449900 552288
+rect 449952 552276 449958 552288
+rect 454678 552276 454684 552288
+rect 449952 552248 454684 552276
+rect 449952 552236 449958 552248
+rect 454678 552236 454684 552248
+rect 454736 552236 454742 552288
+rect 520366 552236 520372 552288
+rect 520424 552276 520430 552288
+rect 560478 552276 560484 552288
+rect 520424 552248 560484 552276
+rect 520424 552236 520430 552248
+rect 560478 552236 560484 552248
+rect 560536 552236 560542 552288
+rect 450078 552208 450084 552220
+rect 445168 552112 449112 552140
+rect 449176 552180 450084 552208
+rect 445168 552100 445174 552112
+rect 439498 552032 439504 552084
+rect 439556 552072 439562 552084
+rect 449176 552072 449204 552180
+rect 450078 552168 450084 552180
+rect 450136 552168 450142 552220
+rect 509970 552168 509976 552220
+rect 510028 552208 510034 552220
+rect 512086 552208 512092 552220
+rect 510028 552180 512092 552208
+rect 510028 552168 510034 552180
+rect 512086 552168 512092 552180
+rect 512144 552168 512150 552220
+rect 530486 552168 530492 552220
+rect 530544 552208 530550 552220
+rect 532418 552208 532424 552220
+rect 530544 552180 532424 552208
+rect 530544 552168 530550 552180
+rect 532418 552168 532424 552180
+rect 532476 552168 532482 552220
+rect 449250 552100 449256 552152
+rect 449308 552140 449314 552152
+rect 453390 552140 453396 552152
+rect 449308 552112 453396 552140
+rect 449308 552100 449314 552112
+rect 453390 552100 453396 552112
+rect 453448 552100 453454 552152
+rect 520550 552100 520556 552152
+rect 520608 552140 520614 552152
+rect 561674 552140 561680 552152
+rect 520608 552112 561680 552140
+rect 520608 552100 520614 552112
+rect 561674 552100 561680 552112
+rect 561732 552100 561738 552152
+rect 439556 552044 449204 552072
+rect 439556 552032 439562 552044
+rect 449434 552032 449440 552084
+rect 449492 552072 449498 552084
+rect 452838 552072 452844 552084
+rect 449492 552044 452844 552072
+rect 449492 552032 449498 552044
+rect 452838 552032 452844 552044
+rect 452896 552032 452902 552084
+rect 529198 552032 529204 552084
+rect 529256 552072 529262 552084
+rect 531130 552072 531136 552084
+rect 529256 552044 531136 552072
+rect 529256 552032 529262 552044
+rect 531130 552032 531136 552044
+rect 531188 552032 531194 552084
+rect 534626 552032 534632 552084
+rect 534684 552072 534690 552084
+rect 536098 552072 536104 552084
+rect 534684 552044 536104 552072
+rect 534684 552032 534690 552044
+rect 536098 552032 536104 552044
+rect 536156 552032 536162 552084
+rect 28350 551556 28356 551608
+rect 28408 551596 28414 551608
+rect 453758 551596 453764 551608
+rect 28408 551568 453764 551596
+rect 28408 551556 28414 551568
+rect 453758 551556 453764 551568
+rect 453816 551556 453822 551608
+rect 531406 551556 531412 551608
+rect 531464 551596 531470 551608
+rect 531682 551596 531688 551608
+rect 531464 551568 531688 551596
+rect 531464 551556 531470 551568
+rect 531682 551556 531688 551568
+rect 531740 551556 531746 551608
+rect 531774 551556 531780 551608
+rect 531832 551596 531838 551608
+rect 532602 551596 532608 551608
+rect 531832 551568 532608 551596
+rect 531832 551556 531838 551568
+rect 532602 551556 532608 551568
+rect 532660 551556 532666 551608
+rect 20070 551488 20076 551540
+rect 20128 551528 20134 551540
+rect 454862 551528 454868 551540
+rect 20128 551500 454868 551528
+rect 20128 551488 20134 551500
+rect 454862 551488 454868 551500
+rect 454920 551488 454926 551540
+rect 520274 551488 520280 551540
+rect 520332 551528 520338 551540
+rect 560110 551528 560116 551540
+rect 520332 551500 560116 551528
+rect 520332 551488 520338 551500
+rect 560110 551488 560116 551500
+rect 560168 551488 560174 551540
+rect 26878 551420 26884 551472
+rect 26936 551460 26942 551472
+rect 455046 551460 455052 551472
+rect 26936 551432 455052 551460
+rect 26936 551420 26942 551432
+rect 455046 551420 455052 551432
+rect 455104 551420 455110 551472
+rect 523218 551420 523224 551472
+rect 523276 551460 523282 551472
+rect 561122 551460 561128 551472
+rect 523276 551432 561128 551460
+rect 523276 551420 523282 551432
+rect 561122 551420 561128 551432
+rect 561180 551420 561186 551472
+rect 439866 551352 439872 551404
+rect 439924 551392 439930 551404
+rect 510246 551392 510252 551404
+rect 439924 551364 510252 551392
+rect 439924 551352 439930 551364
+rect 510246 551352 510252 551364
+rect 510304 551352 510310 551404
+rect 523126 551352 523132 551404
+rect 523184 551392 523190 551404
+rect 564434 551392 564440 551404
+rect 523184 551364 564440 551392
+rect 523184 551352 523190 551364
+rect 564434 551352 564440 551364
+rect 564492 551352 564498 551404
+rect 449802 551284 449808 551336
+rect 449860 551324 449866 551336
+rect 560202 551324 560208 551336
+rect 449860 551296 560208 551324
+rect 449860 551284 449866 551296
+rect 560202 551284 560208 551296
+rect 560260 551284 560266 551336
+rect 447318 551216 447324 551268
+rect 447376 551256 447382 551268
+rect 560846 551256 560852 551268
+rect 447376 551228 560852 551256
+rect 447376 551216 447382 551228
+rect 560846 551216 560852 551228
+rect 560904 551216 560910 551268
+rect 449342 551148 449348 551200
+rect 449400 551188 449406 551200
+rect 562042 551188 562048 551200
+rect 449400 551160 562048 551188
+rect 449400 551148 449406 551160
+rect 562042 551148 562048 551160
+rect 562100 551148 562106 551200
+rect 447962 551080 447968 551132
+rect 448020 551120 448026 551132
+rect 561950 551120 561956 551132
+rect 448020 551092 561956 551120
+rect 448020 551080 448026 551092
+rect 561950 551080 561956 551092
+rect 562008 551080 562014 551132
+rect 446858 551012 446864 551064
+rect 446916 551052 446922 551064
+rect 561858 551052 561864 551064
+rect 446916 551024 561864 551052
+rect 446916 551012 446922 551024
+rect 561858 551012 561864 551024
+rect 561916 551012 561922 551064
+rect 446950 550944 446956 550996
+rect 447008 550984 447014 550996
+rect 563422 550984 563428 550996
+rect 447008 550956 563428 550984
+rect 447008 550944 447014 550956
+rect 563422 550944 563428 550956
+rect 563480 550944 563486 550996
+rect 446766 550876 446772 550928
+rect 446824 550916 446830 550928
+rect 563606 550916 563612 550928
+rect 446824 550888 563612 550916
+rect 446824 550876 446830 550888
+rect 563606 550876 563612 550888
+rect 563664 550876 563670 550928
+rect 447042 550808 447048 550860
+rect 447100 550848 447106 550860
+rect 564526 550848 564532 550860
+rect 447100 550820 564532 550848
+rect 447100 550808 447106 550820
+rect 564526 550808 564532 550820
+rect 564584 550808 564590 550860
+rect 446490 550740 446496 550792
+rect 446548 550780 446554 550792
+rect 563238 550780 563244 550792
+rect 446548 550752 563244 550780
+rect 446548 550740 446554 550752
+rect 563238 550740 563244 550752
+rect 563296 550740 563302 550792
+rect 446306 550672 446312 550724
+rect 446364 550712 446370 550724
+rect 563514 550712 563520 550724
+rect 446364 550684 563520 550712
+rect 446364 550672 446370 550684
+rect 563514 550672 563520 550684
+rect 563572 550672 563578 550724
+rect 446398 550604 446404 550656
+rect 446456 550644 446462 550656
+rect 564710 550644 564716 550656
+rect 446456 550616 564716 550644
+rect 446456 550604 446462 550616
+rect 564710 550604 564716 550616
+rect 564768 550604 564774 550656
+rect 514018 550536 514024 550588
+rect 514076 550576 514082 550588
+rect 519906 550576 519912 550588
+rect 514076 550548 519912 550576
+rect 514076 550536 514082 550548
+rect 519906 550536 519912 550548
+rect 519964 550536 519970 550588
+rect 563054 550536 563060 550588
+rect 563112 550576 563118 550588
+rect 564986 550576 564992 550588
+rect 563112 550548 564992 550576
+rect 563112 550536 563118 550548
+rect 564986 550536 564992 550548
+rect 565044 550536 565050 550588
+rect 448422 550468 448428 550520
+rect 448480 550508 448486 550520
+rect 451918 550508 451924 550520
+rect 448480 550480 451924 550508
+rect 448480 550468 448486 550480
+rect 451918 550468 451924 550480
+rect 451976 550468 451982 550520
+rect 522758 550468 522764 550520
+rect 522816 550508 522822 550520
+rect 526990 550508 526996 550520
+rect 522816 550480 526996 550508
+rect 522816 550468 522822 550480
+rect 526990 550468 526996 550480
+rect 527048 550468 527054 550520
+rect 447594 550400 447600 550452
+rect 447652 550440 447658 550452
+rect 450998 550440 451004 550452
+rect 447652 550412 451004 550440
+rect 447652 550400 447658 550412
+rect 450998 550400 451004 550412
+rect 451056 550400 451062 550452
+rect 523126 550400 523132 550452
+rect 523184 550440 523190 550452
+rect 523402 550440 523408 550452
+rect 523184 550412 523408 550440
+rect 523184 550400 523190 550412
+rect 523402 550400 523408 550412
+rect 523460 550400 523466 550452
+rect 448790 550332 448796 550384
+rect 448848 550372 448854 550384
+rect 453206 550372 453212 550384
+rect 448848 550344 453212 550372
+rect 448848 550332 448854 550344
+rect 453206 550332 453212 550344
+rect 453264 550332 453270 550384
+rect 522574 550332 522580 550384
+rect 522632 550372 522638 550384
+rect 526898 550372 526904 550384
+rect 522632 550344 526904 550372
+rect 522632 550332 522638 550344
+rect 526898 550332 526904 550344
+rect 526956 550332 526962 550384
+rect 448330 550264 448336 550316
+rect 448388 550304 448394 550316
+rect 535822 550304 535828 550316
+rect 448388 550276 535828 550304
+rect 448388 550264 448394 550276
+rect 535822 550264 535828 550276
+rect 535880 550264 535886 550316
+rect 446674 550196 446680 550248
+rect 446732 550236 446738 550248
+rect 523310 550236 523316 550248
+rect 446732 550208 523316 550236
+rect 446732 550196 446738 550208
+rect 523310 550196 523316 550208
+rect 523368 550196 523374 550248
+rect 446582 550128 446588 550180
+rect 446640 550168 446646 550180
+rect 523402 550168 523408 550180
+rect 446640 550140 523408 550168
+rect 446640 550128 446646 550140
+rect 523402 550128 523408 550140
+rect 523460 550128 523466 550180
+rect 448238 550060 448244 550112
+rect 448296 550100 448302 550112
+rect 451734 550100 451740 550112
+rect 448296 550072 451740 550100
+rect 448296 550060 448302 550072
+rect 451734 550060 451740 550072
+rect 451792 550060 451798 550112
+rect 522022 550060 522028 550112
+rect 522080 550100 522086 550112
+rect 558454 550100 558460 550112
+rect 522080 550072 558460 550100
+rect 522080 550060 522086 550072
+rect 558454 550060 558460 550072
+rect 558512 550060 558518 550112
+rect 445386 549992 445392 550044
+rect 445444 550032 445450 550044
+rect 514018 550032 514024 550044
+rect 445444 550004 514024 550032
+rect 445444 549992 445450 550004
+rect 514018 549992 514024 550004
+rect 514076 549992 514082 550044
+rect 522390 549992 522396 550044
+rect 522448 550032 522454 550044
+rect 559282 550032 559288 550044
+rect 522448 550004 559288 550032
+rect 522448 549992 522454 550004
+rect 559282 549992 559288 550004
+rect 559340 549992 559346 550044
+rect 448146 549924 448152 549976
+rect 448204 549964 448210 549976
+rect 451550 549964 451556 549976
+rect 448204 549936 451556 549964
+rect 448204 549924 448210 549936
+rect 451550 549924 451556 549936
+rect 451608 549924 451614 549976
+rect 520918 549924 520924 549976
+rect 520976 549964 520982 549976
+rect 560570 549964 560576 549976
+rect 520976 549936 560576 549964
+rect 520976 549924 520982 549936
+rect 560570 549924 560576 549936
+rect 560628 549924 560634 549976
+rect 24118 549856 24124 549908
+rect 24176 549896 24182 549908
+rect 452654 549896 452660 549908
+rect 24176 549868 452660 549896
+rect 24176 549856 24182 549868
+rect 452654 549856 452660 549868
+rect 452712 549856 452718 549908
+rect 520734 549856 520740 549908
+rect 520792 549896 520798 549908
+rect 560662 549896 560668 549908
+rect 520792 549868 560668 549896
+rect 520792 549856 520798 549868
+rect 560662 549856 560668 549868
+rect 560720 549856 560726 549908
+rect 448698 549788 448704 549840
+rect 448756 549828 448762 549840
+rect 558546 549828 558552 549840
+rect 448756 549800 558552 549828
+rect 448756 549788 448762 549800
+rect 558546 549788 558552 549800
+rect 558604 549788 558610 549840
+rect 21358 549720 21364 549772
+rect 21416 549760 21422 549772
+rect 454310 549760 454316 549772
+rect 21416 549732 454316 549760
+rect 21416 549720 21422 549732
+rect 454310 549720 454316 549732
+rect 454368 549720 454374 549772
+rect 521286 549720 521292 549772
+rect 521344 549760 521350 549772
+rect 563146 549760 563152 549772
+rect 521344 549732 563152 549760
+rect 521344 549720 521350 549732
+rect 563146 549720 563152 549732
+rect 563204 549720 563210 549772
+rect 4890 549652 4896 549704
+rect 4948 549692 4954 549704
+rect 452286 549692 452292 549704
+rect 4948 549664 452292 549692
+rect 4948 549652 4954 549664
+rect 452286 549652 452292 549664
+rect 452344 549652 452350 549704
+rect 519906 549652 519912 549704
+rect 519964 549692 519970 549704
+rect 560754 549692 560760 549704
+rect 519964 549664 560760 549692
+rect 519964 549652 519970 549664
+rect 560754 549652 560760 549664
+rect 560812 549652 560818 549704
+rect 447870 549584 447876 549636
+rect 447928 549624 447934 549636
+rect 559374 549624 559380 549636
+rect 447928 549596 559380 549624
+rect 447928 549584 447934 549596
+rect 559374 549584 559380 549596
+rect 559432 549584 559438 549636
+rect 448054 549516 448060 549568
+rect 448112 549556 448118 549568
+rect 562134 549556 562140 549568
+rect 448112 549528 562140 549556
+rect 448112 549516 448118 549528
+rect 562134 549516 562140 549528
+rect 562192 549516 562198 549568
+rect 448606 549448 448612 549500
+rect 448664 549488 448670 549500
+rect 560938 549488 560944 549500
+rect 448664 549460 560944 549488
+rect 448664 549448 448670 549460
+rect 560938 549448 560944 549460
+rect 560996 549448 561002 549500
+rect 448514 549380 448520 549432
+rect 448572 549420 448578 549432
+rect 561030 549420 561036 549432
+rect 448572 549392 561036 549420
+rect 448572 549380 448578 549392
+rect 561030 549380 561036 549392
+rect 561088 549380 561094 549432
+rect 445018 549312 445024 549364
+rect 445076 549352 445082 549364
+rect 510430 549352 510436 549364
+rect 445076 549324 510436 549352
+rect 445076 549312 445082 549324
+rect 510430 549312 510436 549324
+rect 510488 549312 510494 549364
+rect 521102 549312 521108 549364
+rect 521160 549352 521166 549364
+rect 563054 549352 563060 549364
+rect 521160 549324 563060 549352
+rect 521160 549312 521166 549324
+rect 563054 549312 563060 549324
+rect 563112 549312 563118 549364
+rect 36538 549244 36544 549296
+rect 36596 549284 36602 549296
+rect 510614 549284 510620 549296
+rect 36596 549256 510620 549284
+rect 36596 549244 36602 549256
+rect 510614 549244 510620 549256
+rect 510672 549244 510678 549296
+rect 520182 549244 520188 549296
+rect 520240 549284 520246 549296
+rect 535546 549284 535552 549296
+rect 520240 549256 535552 549284
+rect 520240 549244 520246 549256
+rect 535546 549244 535552 549256
+rect 535604 549244 535610 549296
+rect 535822 549244 535828 549296
+rect 535880 549244 535886 549296
+rect 536374 549244 536380 549296
+rect 536432 549284 536438 549296
+rect 561766 549284 561772 549296
+rect 536432 549256 561772 549284
+rect 536432 549244 536438 549256
+rect 561766 549244 561772 549256
+rect 561824 549244 561830 549296
+rect 445478 549176 445484 549228
+rect 445536 549216 445542 549228
+rect 449802 549216 449808 549228
+rect 445536 549188 449808 549216
+rect 445536 549176 445542 549188
+rect 449802 549176 449808 549188
+rect 449860 549176 449866 549228
+rect 535840 549012 535868 549244
+rect 540946 549188 543734 549216
+rect 540946 549012 540974 549188
+rect 535840 548984 540974 549012
+rect 543706 549012 543734 549188
+rect 560202 549176 560208 549228
+rect 560260 549216 560266 549228
+rect 564802 549216 564808 549228
+rect 560260 549188 564808 549216
+rect 560260 549176 560266 549188
+rect 564802 549176 564808 549188
+rect 564860 549176 564866 549228
+rect 561122 549108 561128 549160
+rect 561180 549148 561186 549160
+rect 564618 549148 564624 549160
+rect 561180 549120 564624 549148
+rect 561180 549108 561186 549120
+rect 564618 549108 564624 549120
+rect 564676 549108 564682 549160
+rect 560110 549040 560116 549092
+rect 560168 549080 560174 549092
+rect 564894 549080 564900 549092
+rect 560168 549052 564900 549080
+rect 560168 549040 560174 549052
+rect 564894 549040 564900 549052
+rect 564952 549040 564958 549092
+rect 562226 549012 562232 549024
+rect 543706 548984 562232 549012
+rect 562226 548972 562232 548984
+rect 562284 548972 562290 549024
+rect 448974 548904 448980 548956
+rect 449032 548944 449038 548956
+rect 559558 548944 559564 548956
+rect 449032 548916 559564 548944
+rect 449032 548904 449038 548916
+rect 559558 548904 559564 548916
+rect 559616 548904 559622 548956
+rect 448146 548836 448152 548888
+rect 448204 548876 448210 548888
+rect 559466 548876 559472 548888
+rect 448204 548848 559472 548876
+rect 448204 548836 448210 548848
+rect 559466 548836 559472 548848
+rect 559524 548836 559530 548888
+rect 448238 548768 448244 548820
+rect 448296 548808 448302 548820
+rect 559650 548808 559656 548820
+rect 448296 548780 559656 548808
+rect 448296 548768 448302 548780
+rect 559650 548768 559656 548780
+rect 559708 548768 559714 548820
+rect 19978 547884 19984 547936
+rect 20036 547924 20042 547936
+rect 447594 547924 447600 547936
+rect 20036 547896 447600 547924
+rect 20036 547884 20042 547896
+rect 447594 547884 447600 547896
+rect 447652 547884 447658 547936
+rect 3786 547136 3792 547188
+rect 3844 547176 3850 547188
+rect 449986 547176 449992 547188
+rect 3844 547148 449992 547176
+rect 3844 547136 3850 547148
+rect 449986 547136 449992 547148
+rect 450044 547136 450050 547188
+rect 428458 540200 428464 540252
+rect 428516 540240 428522 540252
+rect 439498 540240 439504 540252
+rect 428516 540212 439504 540240
+rect 428516 540200 428522 540212
+rect 439498 540200 439504 540212
+rect 439556 540200 439562 540252
+rect 562318 536800 562324 536852
+rect 562376 536840 562382 536852
+rect 580166 536840 580172 536852
+rect 562376 536812 580172 536840
+rect 562376 536800 562382 536812
+rect 580166 536800 580172 536812
+rect 580224 536800 580230 536852
+rect 440234 536120 440240 536172
+rect 440292 536160 440298 536172
+rect 443638 536160 443644 536172
+rect 440292 536132 443644 536160
+rect 440292 536120 440298 536132
+rect 443638 536120 443644 536132
+rect 443696 536120 443702 536172
+rect 428550 533400 428556 533452
+rect 428608 533440 428614 533452
+rect 436738 533440 436744 533452
+rect 428608 533412 436744 533440
+rect 428608 533400 428614 533412
+rect 436738 533400 436744 533412
+rect 436796 533400 436802 533452
+rect 429838 533332 429844 533384
+rect 429896 533372 429902 533384
+rect 438118 533372 438124 533384
+rect 429896 533344 438124 533372
+rect 429896 533332 429902 533344
+rect 438118 533332 438124 533344
+rect 438176 533332 438182 533384
+rect 420178 530544 420184 530596
+rect 420236 530584 420242 530596
+rect 428458 530584 428464 530596
+rect 420236 530556 428464 530584
+rect 420236 530544 420242 530556
+rect 428458 530544 428464 530556
+rect 428516 530544 428522 530596
+rect 435634 529864 435640 529916
+rect 435692 529904 435698 529916
+rect 440234 529904 440240 529916
+rect 435692 529876 440240 529904
+rect 435692 529864 435698 529876
+rect 440234 529864 440240 529876
+rect 440292 529864 440298 529916
+rect 3510 528504 3516 528556
+rect 3568 528544 3574 528556
+rect 36538 528544 36544 528556
+rect 3568 528516 36544 528544
+rect 3568 528504 3574 528516
+rect 36538 528504 36544 528516
+rect 36596 528504 36602 528556
+rect 430574 527824 430580 527876
+rect 430632 527864 430638 527876
+rect 445110 527864 445116 527876
+rect 430632 527836 445116 527864
+rect 430632 527824 430638 527836
+rect 445110 527824 445116 527836
+rect 445168 527824 445174 527876
+rect 419534 526464 419540 526516
+rect 419592 526504 419598 526516
+rect 428550 526504 428556 526516
+rect 419592 526476 428556 526504
+rect 419592 526464 419598 526476
+rect 428550 526464 428556 526476
+rect 428608 526464 428614 526516
+rect 421558 526396 421564 526448
+rect 421616 526436 421622 526448
+rect 435634 526436 435640 526448
+rect 421616 526408 435640 526436
+rect 421616 526396 421622 526408
+rect 435634 526396 435640 526408
+rect 435692 526396 435698 526448
+rect 396718 525036 396724 525088
+rect 396776 525076 396782 525088
+rect 430574 525076 430580 525088
+rect 396776 525048 430580 525076
+rect 396776 525036 396782 525048
+rect 430574 525036 430580 525048
+rect 430632 525036 430638 525088
+rect 448422 524424 448428 524476
+rect 448480 524464 448486 524476
+rect 449526 524464 449532 524476
+rect 448480 524436 449532 524464
+rect 448480 524424 448486 524436
+rect 449526 524424 449532 524436
+rect 449584 524424 449590 524476
+rect 562410 524424 562416 524476
+rect 562468 524464 562474 524476
+rect 580166 524464 580172 524476
+rect 562468 524436 580172 524464
+rect 562468 524424 562474 524436
+rect 580166 524424 580172 524436
+rect 580224 524424 580230 524476
+rect 3418 523676 3424 523728
+rect 3476 523716 3482 523728
+rect 447686 523716 447692 523728
+rect 3476 523688 447692 523716
+rect 3476 523676 3482 523688
+rect 447686 523676 447692 523688
+rect 447744 523676 447750 523728
+rect 4062 522248 4068 522300
+rect 4120 522288 4126 522300
+rect 447778 522288 447784 522300
+rect 4120 522260 447784 522288
+rect 4120 522248 4126 522260
+rect 447778 522248 447784 522260
+rect 447836 522248 447842 522300
+rect 414658 521568 414664 521620
+rect 414716 521608 414722 521620
+rect 419534 521608 419540 521620
+rect 414716 521580 419540 521608
+rect 414716 521568 414722 521580
+rect 419534 521568 419540 521580
+rect 419592 521568 419598 521620
+rect 439590 520480 439596 520532
+rect 439648 520520 439654 520532
+rect 447226 520520 447232 520532
+rect 439648 520492 447232 520520
+rect 439648 520480 439654 520492
+rect 447226 520480 447232 520492
+rect 447284 520480 447290 520532
+rect 439682 520412 439688 520464
+rect 439740 520452 439746 520464
+rect 447410 520452 447416 520464
+rect 439740 520424 447416 520452
+rect 439740 520412 439746 520424
+rect 447410 520412 447416 520424
+rect 447468 520412 447474 520464
+rect 438118 520344 438124 520396
+rect 438176 520384 438182 520396
+rect 447134 520384 447140 520396
+rect 438176 520356 447140 520384
+rect 438176 520344 438182 520356
+rect 447134 520344 447140 520356
+rect 447192 520344 447198 520396
+rect 438210 520276 438216 520328
+rect 438268 520316 438274 520328
+rect 447318 520316 447324 520328
+rect 438268 520288 447324 520316
+rect 438268 520276 438274 520288
+rect 447318 520276 447324 520288
+rect 447376 520276 447382 520328
+rect 445386 520208 445392 520260
+rect 445444 520248 445450 520260
+rect 446214 520248 446220 520260
+rect 445444 520220 446220 520248
+rect 445444 520208 445450 520220
+rect 446214 520208 446220 520220
+rect 446272 520208 446278 520260
+rect 446306 520208 446312 520260
+rect 446364 520248 446370 520260
+rect 447410 520248 447416 520260
+rect 446364 520220 447416 520248
+rect 446364 520208 446370 520220
+rect 447410 520208 447416 520220
+rect 447468 520208 447474 520260
+rect 412634 519800 412640 519852
+rect 412692 519840 412698 519852
+rect 420178 519840 420184 519852
+rect 412692 519812 420184 519840
+rect 412692 519800 412698 519812
+rect 420178 519800 420184 519812
+rect 420236 519800 420242 519852
+rect 444926 519664 444932 519716
+rect 444984 519704 444990 519716
+rect 445478 519704 445484 519716
+rect 444984 519676 445484 519704
+rect 444984 519664 444990 519676
+rect 445478 519664 445484 519676
+rect 445536 519664 445542 519716
+rect 443730 519188 443736 519240
+rect 443788 519228 443794 519240
+rect 447318 519228 447324 519240
+rect 443788 519200 447324 519228
+rect 443788 519188 443794 519200
+rect 447318 519188 447324 519200
+rect 447376 519188 447382 519240
+rect 437750 519120 437756 519172
+rect 437808 519160 437814 519172
+rect 447134 519160 447140 519172
+rect 437808 519132 447140 519160
+rect 437808 519120 437814 519132
+rect 447134 519120 447140 519132
+rect 447192 519120 447198 519172
+rect 443822 518984 443828 519036
+rect 443880 519024 443886 519036
+rect 447226 519024 447232 519036
+rect 443880 518996 447232 519024
+rect 443880 518984 443886 518996
+rect 447226 518984 447232 518996
+rect 447284 518984 447290 519036
+rect 443914 518916 443920 518968
+rect 443972 518956 443978 518968
+rect 447134 518956 447140 518968
+rect 443972 518928 447140 518956
+rect 443972 518916 443978 518928
+rect 447134 518916 447140 518928
+rect 447192 518916 447198 518968
+rect 440878 517624 440884 517676
+rect 440936 517664 440942 517676
+rect 447134 517664 447140 517676
+rect 440936 517636 447140 517664
+rect 440936 517624 440942 517636
+rect 447134 517624 447140 517636
+rect 447192 517624 447198 517676
+rect 445202 517556 445208 517608
+rect 445260 517596 445266 517608
+rect 447318 517596 447324 517608
+rect 445260 517568 447324 517596
+rect 445260 517556 445266 517568
+rect 447318 517556 447324 517568
+rect 447376 517556 447382 517608
+rect 444006 517488 444012 517540
+rect 444064 517528 444070 517540
+rect 447226 517528 447232 517540
+rect 444064 517500 447232 517528
+rect 444064 517488 444070 517500
+rect 447226 517488 447232 517500
+rect 447284 517488 447290 517540
+rect 389818 516740 389824 516792
+rect 389876 516780 389882 516792
+rect 396718 516780 396724 516792
+rect 389876 516752 396724 516780
+rect 389876 516740 389882 516752
+rect 396718 516740 396724 516752
+rect 396776 516740 396782 516792
+rect 445110 516332 445116 516384
+rect 445168 516372 445174 516384
+rect 447410 516372 447416 516384
+rect 445168 516344 447416 516372
+rect 445168 516332 445174 516344
+rect 447410 516332 447416 516344
+rect 447468 516332 447474 516384
+rect 440970 516264 440976 516316
+rect 441028 516304 441034 516316
+rect 447226 516304 447232 516316
+rect 441028 516276 447232 516304
+rect 441028 516264 441034 516276
+rect 447226 516264 447232 516276
+rect 447284 516264 447290 516316
+rect 441430 516196 441436 516248
+rect 441488 516236 441494 516248
+rect 447134 516236 447140 516248
+rect 441488 516208 447140 516236
+rect 441488 516196 441494 516208
+rect 447134 516196 447140 516208
+rect 447192 516196 447198 516248
+rect 441154 516128 441160 516180
+rect 441212 516168 441218 516180
+rect 447318 516168 447324 516180
+rect 441212 516140 447324 516168
+rect 441212 516128 441218 516140
+rect 447318 516128 447324 516140
+rect 447376 516128 447382 516180
+rect 3142 516060 3148 516112
+rect 3200 516100 3206 516112
+rect 445018 516100 445024 516112
+rect 3200 516072 445024 516100
+rect 3200 516060 3206 516072
+rect 445018 516060 445024 516072
+rect 445076 516060 445082 516112
+rect 442258 514836 442264 514888
+rect 442316 514876 442322 514888
+rect 447226 514876 447232 514888
+rect 442316 514848 447232 514876
+rect 442316 514836 442322 514848
+rect 447226 514836 447232 514848
+rect 447284 514836 447290 514888
+rect 445386 514768 445392 514820
+rect 445444 514808 445450 514820
+rect 447134 514808 447140 514820
+rect 445444 514780 447140 514808
+rect 445444 514768 445450 514780
+rect 447134 514768 447140 514780
+rect 447192 514768 447198 514820
+rect 407666 514224 407672 514276
+rect 407724 514264 407730 514276
+rect 412634 514264 412640 514276
+rect 407724 514236 412640 514264
+rect 407724 514224 407730 514236
+rect 412634 514224 412640 514236
+rect 412692 514224 412698 514276
+rect 439498 513544 439504 513596
+rect 439556 513584 439562 513596
+rect 447134 513584 447140 513596
+rect 439556 513556 447140 513584
+rect 439556 513544 439562 513556
+rect 447134 513544 447140 513556
+rect 447192 513544 447198 513596
+rect 445570 513476 445576 513528
+rect 445628 513516 445634 513528
+rect 447410 513516 447416 513528
+rect 445628 513488 447416 513516
+rect 445628 513476 445634 513488
+rect 447410 513476 447416 513488
+rect 447468 513476 447474 513528
+rect 442442 513408 442448 513460
+rect 442500 513448 442506 513460
+rect 447318 513448 447324 513460
+rect 442500 513420 447324 513448
+rect 442500 513408 442506 513420
+rect 447318 513408 447324 513420
+rect 447376 513408 447382 513460
+rect 442350 513340 442356 513392
+rect 442408 513380 442414 513392
+rect 447226 513380 447232 513392
+rect 442408 513352 447232 513380
+rect 442408 513340 442414 513352
+rect 447226 513340 447232 513352
+rect 447284 513340 447290 513392
+rect 446766 513136 446772 513188
+rect 446824 513176 446830 513188
+rect 448054 513176 448060 513188
+rect 446824 513148 448060 513176
+rect 446824 513136 446830 513148
+rect 448054 513136 448060 513148
+rect 448112 513136 448118 513188
+rect 442626 513000 442632 513052
+rect 442684 513040 442690 513052
+rect 445202 513040 445208 513052
+rect 442684 513012 445208 513040
+rect 442684 513000 442690 513012
+rect 445202 513000 445208 513012
+rect 445260 513000 445266 513052
+rect 443638 511980 443644 512032
+rect 443696 512020 443702 512032
+rect 447134 512020 447140 512032
+rect 443696 511992 447140 512020
+rect 443696 511980 443702 511992
+rect 447134 511980 447140 511992
+rect 447192 511980 447198 512032
+rect 446858 511912 446864 511964
+rect 446916 511952 446922 511964
+rect 447870 511952 447876 511964
+rect 446916 511924 447876 511952
+rect 446916 511912 446922 511924
+rect 447870 511912 447876 511924
+rect 447928 511912 447934 511964
+rect 437014 510688 437020 510740
+rect 437072 510728 437078 510740
+rect 447134 510728 447140 510740
+rect 437072 510700 447140 510728
+rect 437072 510688 437078 510700
+rect 447134 510688 447140 510700
+rect 447192 510688 447198 510740
+rect 436830 510620 436836 510672
+rect 436888 510660 436894 510672
+rect 447226 510660 447232 510672
+rect 436888 510632 447232 510660
+rect 436888 510620 436894 510632
+rect 447226 510620 447232 510632
+rect 447284 510620 447290 510672
+rect 445662 510552 445668 510604
+rect 445720 510592 445726 510604
+rect 447962 510592 447968 510604
+rect 445720 510564 447968 510592
+rect 445720 510552 445726 510564
+rect 447962 510552 447968 510564
+rect 448020 510552 448026 510604
+rect 444926 510484 444932 510536
+rect 444984 510524 444990 510536
+rect 447318 510524 447324 510536
+rect 444984 510496 447324 510524
+rect 444984 510484 444990 510496
+rect 447318 510484 447324 510496
+rect 447376 510484 447382 510536
+rect 442534 510144 442540 510196
+rect 442592 510184 442598 510196
+rect 445570 510184 445576 510196
+rect 442592 510156 445576 510184
+rect 442592 510144 442598 510156
+rect 445570 510144 445576 510156
+rect 445628 510144 445634 510196
+rect 396442 509872 396448 509924
+rect 396500 509912 396506 509924
+rect 407666 509912 407672 509924
+rect 396500 509884 407672 509912
+rect 396500 509872 396506 509884
+rect 407666 509872 407672 509884
+rect 407724 509872 407730 509924
+rect 441246 509872 441252 509924
+rect 441304 509912 441310 509924
+rect 445386 509912 445392 509924
+rect 441304 509884 445392 509912
+rect 441304 509872 441310 509884
+rect 445386 509872 445392 509884
+rect 445444 509872 445450 509924
+rect 437198 509328 437204 509380
+rect 437256 509368 437262 509380
+rect 447226 509368 447232 509380
+rect 437256 509340 447232 509368
+rect 437256 509328 437262 509340
+rect 447226 509328 447232 509340
+rect 447284 509328 447290 509380
+rect 437382 509260 437388 509312
+rect 437440 509300 437446 509312
+rect 447134 509300 447140 509312
+rect 437440 509272 447140 509300
+rect 437440 509260 437446 509272
+rect 447134 509260 447140 509272
+rect 447192 509260 447198 509312
+rect 441338 508512 441344 508564
+rect 441396 508552 441402 508564
+rect 445110 508552 445116 508564
+rect 441396 508524 445116 508552
+rect 441396 508512 441402 508524
+rect 445110 508512 445116 508524
+rect 445168 508512 445174 508564
+rect 445018 507968 445024 508020
+rect 445076 508008 445082 508020
+rect 447226 508008 447232 508020
+rect 445076 507980 447232 508008
+rect 445076 507968 445082 507980
+rect 447226 507968 447232 507980
+rect 447284 507968 447290 508020
+rect 445202 507900 445208 507952
+rect 445260 507940 445266 507952
+rect 447134 507940 447140 507952
+rect 445260 507912 447140 507940
+rect 445260 507900 445266 507912
+rect 447134 507900 447140 507912
+rect 447192 507900 447198 507952
+rect 368290 507832 368296 507884
+rect 368348 507872 368354 507884
+rect 433058 507872 433064 507884
+rect 368348 507844 433064 507872
+rect 368348 507832 368354 507844
+rect 433058 507832 433064 507844
+rect 433116 507832 433122 507884
+rect 438302 507832 438308 507884
+rect 438360 507872 438366 507884
+rect 439498 507872 439504 507884
+rect 438360 507844 439504 507872
+rect 438360 507832 438366 507844
+rect 439498 507832 439504 507844
+rect 439556 507832 439562 507884
+rect 445754 507832 445760 507884
+rect 445812 507872 445818 507884
+rect 447410 507872 447416 507884
+rect 445812 507844 447416 507872
+rect 445812 507832 445818 507844
+rect 447410 507832 447416 507844
+rect 447468 507832 447474 507884
+rect 351638 507356 351644 507408
+rect 351696 507396 351702 507408
+rect 448054 507396 448060 507408
+rect 351696 507368 448060 507396
+rect 351696 507356 351702 507368
+rect 448054 507356 448060 507368
+rect 448112 507356 448118 507408
+rect 366726 507288 366732 507340
+rect 366784 507328 366790 507340
+rect 416682 507328 416688 507340
+rect 366784 507300 416688 507328
+rect 366784 507288 366790 507300
+rect 416682 507288 416688 507300
+rect 416740 507288 416746 507340
+rect 371878 507220 371884 507272
+rect 371936 507260 371942 507272
+rect 423490 507260 423496 507272
+rect 371936 507232 423496 507260
+rect 371936 507220 371942 507232
+rect 423490 507220 423496 507232
+rect 423548 507220 423554 507272
+rect 359366 507152 359372 507204
+rect 359424 507192 359430 507204
+rect 429838 507192 429844 507204
+rect 359424 507164 429844 507192
+rect 359424 507152 359430 507164
+rect 429838 507152 429844 507164
+rect 429896 507152 429902 507204
+rect 3510 507084 3516 507136
+rect 3568 507124 3574 507136
+rect 449434 507124 449440 507136
+rect 3568 507096 449440 507124
+rect 3568 507084 3574 507096
+rect 449434 507084 449440 507096
+rect 449492 507084 449498 507136
+rect 369762 507016 369768 507068
+rect 369820 507056 369826 507068
+rect 432506 507056 432512 507068
+rect 369820 507028 432512 507056
+rect 369820 507016 369826 507028
+rect 432506 507016 432512 507028
+rect 432564 507016 432570 507068
+rect 368198 506948 368204 507000
+rect 368256 506988 368262 507000
+rect 434070 506988 434076 507000
+rect 368256 506960 434076 506988
+rect 368256 506948 368262 506960
+rect 434070 506948 434076 506960
+rect 434128 506948 434134 507000
+rect 369394 506880 369400 506932
+rect 369452 506920 369458 506932
+rect 436738 506920 436744 506932
+rect 369452 506892 436744 506920
+rect 369452 506880 369458 506892
+rect 436738 506880 436744 506892
+rect 436796 506880 436802 506932
+rect 361574 506812 361580 506864
+rect 361632 506852 361638 506864
+rect 435634 506852 435640 506864
+rect 361632 506824 435640 506852
+rect 361632 506812 361638 506824
+rect 435634 506812 435640 506824
+rect 435692 506812 435698 506864
+rect 361666 506744 361672 506796
+rect 361724 506784 361730 506796
+rect 436002 506784 436008 506796
+rect 361724 506756 436008 506784
+rect 361724 506744 361730 506756
+rect 436002 506744 436008 506756
+rect 436060 506744 436066 506796
+rect 362954 506676 362960 506728
+rect 363012 506716 363018 506728
+rect 436094 506716 436100 506728
+rect 363012 506688 436100 506716
+rect 363012 506676 363018 506688
+rect 436094 506676 436100 506688
+rect 436152 506676 436158 506728
+rect 365622 506608 365628 506660
+rect 365680 506648 365686 506660
+rect 444098 506648 444104 506660
+rect 365680 506620 444104 506648
+rect 365680 506608 365686 506620
+rect 444098 506608 444104 506620
+rect 444156 506608 444162 506660
+rect 359458 506540 359464 506592
+rect 359516 506580 359522 506592
+rect 437566 506580 437572 506592
+rect 359516 506552 437572 506580
+rect 359516 506540 359522 506552
+rect 437566 506540 437572 506552
+rect 437624 506540 437630 506592
+rect 445110 506540 445116 506592
+rect 445168 506580 445174 506592
+rect 447226 506580 447232 506592
+rect 445168 506552 447232 506580
+rect 445168 506540 445174 506552
+rect 447226 506540 447232 506552
+rect 447284 506540 447290 506592
+rect 445294 506472 445300 506524
+rect 445352 506512 445358 506524
+rect 447134 506512 447140 506524
+rect 445352 506484 447140 506512
+rect 445352 506472 445358 506484
+rect 447134 506472 447140 506484
+rect 447192 506472 447198 506524
+rect 357066 506132 357072 506184
+rect 357124 506172 357130 506184
+rect 447502 506172 447508 506184
+rect 357124 506144 447508 506172
+rect 357124 506132 357130 506144
+rect 447502 506132 447508 506144
+rect 447560 506132 447566 506184
+rect 357158 506064 357164 506116
+rect 357216 506104 357222 506116
+rect 357216 506076 441614 506104
+rect 357216 506064 357222 506076
+rect 347038 505996 347044 506048
+rect 347096 506036 347102 506048
+rect 389818 506036 389824 506048
+rect 347096 506008 389824 506036
+rect 347096 505996 347102 506008
+rect 389818 505996 389824 506008
+rect 389876 505996 389882 506048
+rect 390554 505996 390560 506048
+rect 390612 506036 390618 506048
+rect 439130 506036 439136 506048
+rect 390612 506008 439136 506036
+rect 390612 505996 390618 506008
+rect 439130 505996 439136 506008
+rect 439188 505996 439194 506048
+rect 441586 506036 441614 506076
+rect 445386 506064 445392 506116
+rect 445444 506104 445450 506116
+rect 446858 506104 446864 506116
+rect 445444 506076 446864 506104
+rect 445444 506064 445450 506076
+rect 446858 506064 446864 506076
+rect 446916 506064 446922 506116
+rect 448146 506036 448152 506048
+rect 441586 506008 448152 506036
+rect 448146 505996 448152 506008
+rect 448204 505996 448210 506048
+rect 364702 505928 364708 505980
+rect 364760 505968 364766 505980
+rect 414658 505968 414664 505980
+rect 364760 505940 414664 505968
+rect 364760 505928 364766 505940
+rect 414658 505928 414664 505940
+rect 414716 505928 414722 505980
+rect 416682 505928 416688 505980
+rect 416740 505968 416746 505980
+rect 439038 505968 439044 505980
+rect 416740 505940 439044 505968
+rect 416740 505928 416746 505940
+rect 439038 505928 439044 505940
+rect 439096 505928 439102 505980
+rect 367186 505860 367192 505912
+rect 367244 505900 367250 505912
+rect 431218 505900 431224 505912
+rect 367244 505872 431224 505900
+rect 367244 505860 367250 505872
+rect 431218 505860 431224 505872
+rect 431276 505860 431282 505912
+rect 354766 505792 354772 505844
+rect 354824 505832 354830 505844
+rect 366726 505832 366732 505844
+rect 354824 505804 366732 505832
+rect 354824 505792 354830 505804
+rect 366726 505792 366732 505804
+rect 366784 505792 366790 505844
+rect 369026 505792 369032 505844
+rect 369084 505832 369090 505844
+rect 433150 505832 433156 505844
+rect 369084 505804 433156 505832
+rect 369084 505792 369090 505804
+rect 433150 505792 433156 505804
+rect 433208 505792 433214 505844
+rect 352282 505724 352288 505776
+rect 352340 505764 352346 505776
+rect 421558 505764 421564 505776
+rect 352340 505736 421564 505764
+rect 352340 505724 352346 505736
+rect 421558 505724 421564 505736
+rect 421616 505724 421622 505776
+rect 423490 505724 423496 505776
+rect 423548 505764 423554 505776
+rect 435542 505764 435548 505776
+rect 423548 505736 435548 505764
+rect 423548 505724 423554 505736
+rect 435542 505724 435548 505736
+rect 435600 505724 435606 505776
+rect 369946 505656 369952 505708
+rect 370004 505696 370010 505708
+rect 434346 505696 434352 505708
+rect 370004 505668 434352 505696
+rect 370004 505656 370010 505668
+rect 434346 505656 434352 505668
+rect 434404 505656 434410 505708
+rect 368382 505588 368388 505640
+rect 368440 505628 368446 505640
+rect 435358 505628 435364 505640
+rect 368440 505600 435364 505628
+rect 368440 505588 368446 505600
+rect 435358 505588 435364 505600
+rect 435416 505588 435422 505640
+rect 363322 505520 363328 505572
+rect 363380 505560 363386 505572
+rect 432414 505560 432420 505572
+rect 363380 505532 432420 505560
+rect 363380 505520 363386 505532
+rect 432414 505520 432420 505532
+rect 432472 505520 432478 505572
+rect 433058 505520 433064 505572
+rect 433116 505560 433122 505572
+rect 434898 505560 434904 505572
+rect 433116 505532 434904 505560
+rect 433116 505520 433122 505532
+rect 434898 505520 434904 505532
+rect 434956 505520 434962 505572
+rect 441062 505520 441068 505572
+rect 441120 505560 441126 505572
+rect 447134 505560 447140 505572
+rect 441120 505532 447140 505560
+rect 441120 505520 441126 505532
+rect 447134 505520 447140 505532
+rect 447192 505520 447198 505572
+rect 363046 505452 363052 505504
+rect 363104 505492 363110 505504
+rect 443546 505492 443552 505504
+rect 363104 505464 443552 505492
+rect 363104 505452 363110 505464
+rect 443546 505452 443552 505464
+rect 443604 505452 443610 505504
+rect 368842 505384 368848 505436
+rect 368900 505424 368906 505436
+rect 449526 505424 449532 505436
+rect 368900 505396 449532 505424
+rect 368900 505384 368906 505396
+rect 449526 505384 449532 505396
+rect 449584 505384 449590 505436
+rect 355594 505316 355600 505368
+rect 355652 505356 355658 505368
+rect 436186 505356 436192 505368
+rect 355652 505328 436192 505356
+rect 355652 505316 355658 505328
+rect 436186 505316 436192 505328
+rect 436244 505316 436250 505368
+rect 439498 505316 439504 505368
+rect 439556 505356 439562 505368
+rect 447134 505356 447140 505368
+rect 439556 505328 447140 505356
+rect 439556 505316 439562 505328
+rect 447134 505316 447140 505328
+rect 447192 505316 447198 505368
+rect 447870 505288 447876 505300
+rect 373966 505260 447876 505288
+rect 360102 505180 360108 505232
+rect 360160 505220 360166 505232
+rect 365622 505220 365628 505232
+rect 360160 505192 365628 505220
+rect 360160 505180 360166 505192
+rect 365622 505180 365628 505192
+rect 365680 505180 365686 505232
+rect 373966 505152 373994 505260
+rect 447870 505248 447876 505260
+rect 447928 505248 447934 505300
+rect 364306 505124 373994 505152
+rect 360194 505044 360200 505096
+rect 360252 505084 360258 505096
+rect 364306 505084 364334 505124
+rect 360252 505056 364334 505084
+rect 360252 505044 360258 505056
+rect 436738 505044 436744 505096
+rect 436796 505084 436802 505096
+rect 440234 505084 440240 505096
+rect 436796 505056 440240 505084
+rect 436796 505044 436802 505056
+rect 440234 505044 440240 505056
+rect 440292 505044 440298 505096
+rect 436094 504976 436100 505028
+rect 436152 505016 436158 505028
+rect 437474 505016 437480 505028
+rect 436152 504988 437480 505016
+rect 436152 504976 436158 504988
+rect 437474 504976 437480 504988
+rect 437532 504976 437538 505028
+rect 361206 504840 361212 504892
+rect 361264 504880 361270 504892
+rect 449434 504880 449440 504892
+rect 361264 504852 449440 504880
+rect 361264 504840 361270 504852
+rect 449434 504840 449440 504852
+rect 449492 504840 449498 504892
+rect 353202 504636 353208 504688
+rect 353260 504676 353266 504688
+rect 359458 504676 359464 504688
+rect 353260 504648 359464 504676
+rect 353260 504636 353266 504648
+rect 359458 504636 359464 504648
+rect 359516 504636 359522 504688
+rect 362310 504636 362316 504688
+rect 362368 504676 362374 504688
+rect 368382 504676 368388 504688
+rect 362368 504648 368388 504676
+rect 362368 504636 362374 504648
+rect 368382 504636 368388 504648
+rect 368440 504636 368446 504688
+rect 371234 504568 371240 504620
+rect 371292 504608 371298 504620
+rect 390554 504608 390560 504620
+rect 371292 504580 390560 504608
+rect 371292 504568 371298 504580
+rect 390554 504568 390560 504580
+rect 390612 504568 390618 504620
+rect 354490 504500 354496 504552
+rect 354548 504540 354554 504552
+rect 361574 504540 361580 504552
+rect 354548 504512 361580 504540
+rect 354548 504500 354554 504512
+rect 361574 504500 361580 504512
+rect 361632 504500 361638 504552
+rect 370130 504500 370136 504552
+rect 370188 504540 370194 504552
+rect 435910 504540 435916 504552
+rect 370188 504512 435916 504540
+rect 370188 504500 370194 504512
+rect 435910 504500 435916 504512
+rect 435968 504500 435974 504552
+rect 352926 504432 352932 504484
+rect 352984 504472 352990 504484
+rect 362954 504472 362960 504484
+rect 352984 504444 362960 504472
+rect 352984 504432 352990 504444
+rect 362954 504432 362960 504444
+rect 363012 504432 363018 504484
+rect 366726 504432 366732 504484
+rect 366784 504472 366790 504484
+rect 435174 504472 435180 504484
+rect 366784 504444 435180 504472
+rect 366784 504432 366790 504444
+rect 435174 504432 435180 504444
+rect 435232 504432 435238 504484
+rect 352742 504364 352748 504416
+rect 352800 504404 352806 504416
+rect 361666 504404 361672 504416
+rect 352800 504376 361672 504404
+rect 352800 504364 352806 504376
+rect 361666 504364 361672 504376
+rect 361724 504364 361730 504416
+rect 363138 504364 363144 504416
+rect 363196 504404 363202 504416
+rect 432782 504404 432788 504416
+rect 363196 504376 432788 504404
+rect 363196 504364 363202 504376
+rect 432782 504364 432788 504376
+rect 432840 504364 432846 504416
+rect 370038 504296 370044 504348
+rect 370096 504336 370102 504348
+rect 438946 504336 438952 504348
+rect 370096 504308 438952 504336
+rect 370096 504296 370102 504308
+rect 438946 504296 438952 504308
+rect 439004 504296 439010 504348
+rect 366542 504228 366548 504280
+rect 366600 504268 366606 504280
+rect 436738 504268 436744 504280
+rect 366600 504240 436744 504268
+rect 366600 504228 366606 504240
+rect 436738 504228 436744 504240
+rect 436796 504228 436802 504280
+rect 359550 504160 359556 504212
+rect 359608 504200 359614 504212
+rect 431310 504200 431316 504212
+rect 359608 504172 431316 504200
+rect 359608 504160 359614 504172
+rect 431310 504160 431316 504172
+rect 431368 504160 431374 504212
+rect 362218 504092 362224 504144
+rect 362276 504132 362282 504144
+rect 433794 504132 433800 504144
+rect 362276 504104 433800 504132
+rect 362276 504092 362282 504104
+rect 433794 504092 433800 504104
+rect 433852 504092 433858 504144
+rect 363230 504024 363236 504076
+rect 363288 504064 363294 504076
+rect 436094 504064 436100 504076
+rect 363288 504036 436100 504064
+rect 363288 504024 363294 504036
+rect 436094 504024 436100 504036
+rect 436152 504024 436158 504076
+rect 360930 503956 360936 504008
+rect 360988 503996 360994 504008
+rect 435818 503996 435824 504008
+rect 360988 503968 435824 503996
+rect 360988 503956 360994 503968
+rect 435818 503956 435824 503968
+rect 435876 503956 435882 504008
+rect 355870 503888 355876 503940
+rect 355928 503928 355934 503940
+rect 363322 503928 363328 503940
+rect 355928 503900 363328 503928
+rect 355928 503888 355934 503900
+rect 363322 503888 363328 503900
+rect 363380 503888 363386 503940
+rect 367830 503888 367836 503940
+rect 367888 503928 367894 503940
+rect 442902 503928 442908 503940
+rect 367888 503900 442908 503928
+rect 367888 503888 367894 503900
+rect 442902 503888 442908 503900
+rect 442960 503888 442966 503940
+rect 358538 503820 358544 503872
+rect 358596 503860 358602 503872
+rect 434530 503860 434536 503872
+rect 358596 503832 434536 503860
+rect 358596 503820 358602 503832
+rect 434530 503820 434536 503832
+rect 434588 503820 434594 503872
+rect 351362 503752 351368 503804
+rect 351420 503792 351426 503804
+rect 432874 503792 432880 503804
+rect 351420 503764 432880 503792
+rect 351420 503752 351426 503764
+rect 432874 503752 432880 503764
+rect 432932 503752 432938 503804
+rect 436922 503752 436928 503804
+rect 436980 503792 436986 503804
+rect 447134 503792 447140 503804
+rect 436980 503764 447140 503792
+rect 436980 503752 436986 503764
+rect 447134 503752 447140 503764
+rect 447192 503752 447198 503804
+rect 361022 503684 361028 503736
+rect 361080 503724 361086 503736
+rect 363046 503724 363052 503736
+rect 361080 503696 363052 503724
+rect 361080 503684 361086 503696
+rect 363046 503684 363052 503696
+rect 363104 503684 363110 503736
+rect 365438 503684 365444 503736
+rect 365496 503724 365502 503736
+rect 367186 503724 367192 503736
+rect 365496 503696 367192 503724
+rect 365496 503684 365502 503696
+rect 367186 503684 367192 503696
+rect 367244 503684 367250 503736
+rect 445938 503684 445944 503736
+rect 445996 503724 446002 503736
+rect 447410 503724 447416 503736
+rect 445996 503696 447416 503724
+rect 445996 503684 446002 503696
+rect 447410 503684 447416 503696
+rect 447468 503684 447474 503736
+rect 435634 503616 435640 503668
+rect 435692 503656 435698 503668
+rect 439222 503656 439228 503668
+rect 435692 503628 439228 503656
+rect 435692 503616 435698 503628
+rect 439222 503616 439228 503628
+rect 439280 503616 439286 503668
+rect 448422 503616 448428 503668
+rect 448480 503656 448486 503668
+rect 449342 503656 449348 503668
+rect 448480 503628 449348 503656
+rect 448480 503616 448486 503628
+rect 449342 503616 449348 503628
+rect 449400 503616 449406 503668
+rect 447870 503548 447876 503600
+rect 447928 503588 447934 503600
+rect 448790 503588 448796 503600
+rect 447928 503560 448796 503588
+rect 447928 503548 447934 503560
+rect 448790 503548 448796 503560
+rect 448848 503548 448854 503600
+rect 436002 503480 436008 503532
+rect 436060 503520 436066 503532
+rect 443454 503520 443460 503532
+rect 436060 503492 443460 503520
+rect 436060 503480 436066 503492
+rect 443454 503480 443460 503492
+rect 443512 503480 443518 503532
+rect 433150 503344 433156 503396
+rect 433208 503384 433214 503396
+rect 434806 503384 434812 503396
+rect 433208 503356 434812 503384
+rect 433208 503344 433214 503356
+rect 434806 503344 434812 503356
+rect 434864 503344 434870 503396
+rect 439130 503344 439136 503396
+rect 439188 503384 439194 503396
+rect 441522 503384 441528 503396
+rect 439188 503356 441528 503384
+rect 439188 503344 439194 503356
+rect 441522 503344 441528 503356
+rect 441580 503344 441586 503396
+rect 369854 503208 369860 503260
+rect 369912 503248 369918 503260
+rect 433886 503248 433892 503260
+rect 369912 503220 433892 503248
+rect 369912 503208 369918 503220
+rect 433886 503208 433892 503220
+rect 433944 503208 433950 503260
+rect 355778 503140 355784 503192
+rect 355836 503180 355842 503192
+rect 369026 503180 369032 503192
+rect 355836 503152 369032 503180
+rect 355836 503140 355842 503152
+rect 369026 503140 369032 503152
+rect 369084 503140 369090 503192
+rect 370222 503140 370228 503192
+rect 370280 503180 370286 503192
+rect 435266 503180 435272 503192
+rect 370280 503152 435272 503180
+rect 370280 503140 370286 503152
+rect 435266 503140 435272 503152
+rect 435324 503140 435330 503192
+rect 348418 503072 348424 503124
+rect 348476 503112 348482 503124
+rect 364702 503112 364708 503124
+rect 348476 503084 364708 503112
+rect 348476 503072 348482 503084
+rect 364702 503072 364708 503084
+rect 364760 503072 364766 503124
+rect 369118 503072 369124 503124
+rect 369176 503112 369182 503124
+rect 434714 503112 434720 503124
+rect 369176 503084 434720 503112
+rect 369176 503072 369182 503084
+rect 434714 503072 434720 503084
+rect 434772 503072 434778 503124
+rect 342898 503004 342904 503056
+rect 342956 503044 342962 503056
+rect 359366 503044 359372 503056
+rect 342956 503016 359372 503044
+rect 342956 503004 342962 503016
+rect 359366 503004 359372 503016
+rect 359424 503004 359430 503056
+rect 363782 503004 363788 503056
+rect 363840 503044 363846 503056
+rect 368290 503044 368296 503056
+rect 363840 503016 368296 503044
+rect 363840 503004 363846 503016
+rect 368290 503004 368296 503016
+rect 368348 503004 368354 503056
+rect 369210 503004 369216 503056
+rect 369268 503044 369274 503056
+rect 433426 503044 433432 503056
+rect 369268 503016 433432 503044
+rect 369268 503004 369274 503016
+rect 433426 503004 433432 503016
+rect 433484 503004 433490 503056
+rect 318058 502936 318064 502988
+rect 318116 502976 318122 502988
+rect 328270 502976 328276 502988
+rect 318116 502948 328276 502976
+rect 318116 502936 318122 502948
+rect 328270 502936 328276 502948
+rect 328328 502936 328334 502988
+rect 353018 502936 353024 502988
+rect 353076 502976 353082 502988
+rect 369946 502976 369952 502988
+rect 353076 502948 369952 502976
+rect 353076 502936 353082 502948
+rect 369946 502936 369952 502948
+rect 370004 502936 370010 502988
+rect 371326 502936 371332 502988
+rect 371384 502976 371390 502988
+rect 439130 502976 439136 502988
+rect 371384 502948 439136 502976
+rect 371384 502936 371390 502948
+rect 439130 502936 439136 502948
+rect 439188 502936 439194 502988
+rect 366910 502868 366916 502920
+rect 366968 502908 366974 502920
+rect 435450 502908 435456 502920
+rect 366968 502880 435456 502908
+rect 366968 502868 366974 502880
+rect 435450 502868 435456 502880
+rect 435508 502868 435514 502920
+rect 365070 502800 365076 502852
+rect 365128 502840 365134 502852
+rect 433058 502840 433064 502852
+rect 365128 502812 433064 502840
+rect 365128 502800 365134 502812
+rect 433058 502800 433064 502812
+rect 433116 502800 433122 502852
+rect 435174 502800 435180 502852
+rect 435232 502840 435238 502852
+rect 438486 502840 438492 502852
+rect 435232 502812 438492 502840
+rect 435232 502800 435238 502812
+rect 438486 502800 438492 502812
+rect 438544 502800 438550 502852
+rect 445570 502800 445576 502852
+rect 445628 502840 445634 502852
+rect 447318 502840 447324 502852
+rect 445628 502812 447324 502840
+rect 445628 502800 445634 502812
+rect 447318 502800 447324 502812
+rect 447376 502800 447382 502852
+rect 362954 502732 362960 502784
+rect 363012 502772 363018 502784
+rect 433150 502772 433156 502784
+rect 363012 502744 433156 502772
+rect 363012 502732 363018 502744
+rect 433150 502732 433156 502744
+rect 433208 502732 433214 502784
+rect 366818 502664 366824 502716
+rect 366876 502704 366882 502716
+rect 437934 502704 437940 502716
+rect 366876 502676 437940 502704
+rect 366876 502664 366882 502676
+rect 437934 502664 437940 502676
+rect 437992 502664 437998 502716
+rect 442166 502664 442172 502716
+rect 442224 502704 442230 502716
+rect 444190 502704 444196 502716
+rect 442224 502676 444196 502704
+rect 442224 502664 442230 502676
+rect 444190 502664 444196 502676
+rect 444248 502664 444254 502716
+rect 359642 502596 359648 502648
+rect 359700 502636 359706 502648
+rect 432966 502636 432972 502648
+rect 359700 502608 432972 502636
+rect 359700 502596 359706 502608
+rect 432966 502596 432972 502608
+rect 433024 502596 433030 502648
+rect 437290 502596 437296 502648
+rect 437348 502636 437354 502648
+rect 447226 502636 447232 502648
+rect 437348 502608 447232 502636
+rect 437348 502596 437354 502608
+rect 447226 502596 447232 502608
+rect 447284 502596 447290 502648
+rect 358722 502528 358728 502580
+rect 358780 502568 358786 502580
+rect 432322 502568 432328 502580
+rect 358780 502540 432328 502568
+rect 358780 502528 358786 502540
+rect 432322 502528 432328 502540
+rect 432380 502528 432386 502580
+rect 437106 502528 437112 502580
+rect 437164 502568 437170 502580
+rect 447134 502568 447140 502580
+rect 437164 502540 447140 502568
+rect 437164 502528 437170 502540
+rect 447134 502528 447140 502540
+rect 447192 502528 447198 502580
+rect 367002 502460 367008 502512
+rect 367060 502500 367066 502512
+rect 441614 502500 441620 502512
+rect 367060 502472 441620 502500
+rect 367060 502460 367066 502472
+rect 441614 502460 441620 502472
+rect 441672 502460 441678 502512
+rect 449618 502500 449624 502512
+rect 442644 502472 449624 502500
+rect 349798 502392 349804 502444
+rect 349856 502432 349862 502444
+rect 352282 502432 352288 502444
+rect 349856 502404 352288 502432
+rect 349856 502392 349862 502404
+rect 352282 502392 352288 502404
+rect 352340 502392 352346 502444
+rect 365806 502392 365812 502444
+rect 365864 502432 365870 502444
+rect 442166 502432 442172 502444
+rect 365864 502404 442172 502432
+rect 365864 502392 365870 502404
+rect 442166 502392 442172 502404
+rect 442224 502392 442230 502444
+rect 358354 502324 358360 502376
+rect 358412 502364 358418 502376
+rect 442644 502364 442672 502472
+rect 449618 502460 449624 502472
+rect 449676 502460 449682 502512
+rect 358412 502336 442672 502364
+rect 358412 502324 358418 502336
+rect 442902 502324 442908 502376
+rect 442960 502364 442966 502376
+rect 442960 502336 445800 502364
+rect 442960 502324 442966 502336
+rect 432414 502256 432420 502308
+rect 432472 502296 432478 502308
+rect 433702 502296 433708 502308
+rect 432472 502268 433708 502296
+rect 432472 502256 432478 502268
+rect 433702 502256 433708 502268
+rect 433760 502256 433766 502308
+rect 434898 502256 434904 502308
+rect 434956 502296 434962 502308
+rect 436278 502296 436284 502308
+rect 434956 502268 436284 502296
+rect 434956 502256 434962 502268
+rect 436278 502256 436284 502268
+rect 436336 502256 436342 502308
+rect 445772 502296 445800 502336
+rect 448882 502296 448888 502308
+rect 445772 502268 448888 502296
+rect 448882 502256 448888 502268
+rect 448940 502256 448946 502308
+rect 433242 502188 433248 502240
+rect 433300 502228 433306 502240
+rect 435174 502228 435180 502240
+rect 433300 502200 435180 502228
+rect 433300 502188 433306 502200
+rect 435174 502188 435180 502200
+rect 435232 502188 435238 502240
+rect 435818 502120 435824 502172
+rect 435876 502160 435882 502172
+rect 440326 502160 440332 502172
+rect 435876 502132 440332 502160
+rect 435876 502120 435882 502132
+rect 440326 502120 440332 502132
+rect 440384 502120 440390 502172
+rect 365346 501984 365352 502036
+rect 365404 502024 365410 502036
+rect 370130 502024 370136 502036
+rect 365404 501996 370136 502024
+rect 365404 501984 365410 501996
+rect 370130 501984 370136 501996
+rect 370188 501984 370194 502036
+rect 446030 501984 446036 502036
+rect 446088 502024 446094 502036
+rect 447594 502024 447600 502036
+rect 446088 501996 447600 502024
+rect 446088 501984 446094 501996
+rect 447594 501984 447600 501996
+rect 447652 501984 447658 502036
+rect 357250 501916 357256 501968
+rect 357308 501956 357314 501968
+rect 363138 501956 363144 501968
+rect 357308 501928 363144 501956
+rect 357308 501916 357314 501928
+rect 363138 501916 363144 501928
+rect 363196 501916 363202 501968
+rect 364426 501916 364432 501968
+rect 364484 501956 364490 501968
+rect 371326 501956 371332 501968
+rect 364484 501928 371332 501956
+rect 364484 501916 364490 501928
+rect 371326 501916 371332 501928
+rect 371384 501916 371390 501968
+rect 432874 501916 432880 501968
+rect 432932 501956 432938 501968
+rect 436002 501956 436008 501968
+rect 432932 501928 436008 501956
+rect 432932 501916 432938 501928
+rect 436002 501916 436008 501928
+rect 436060 501916 436066 501968
+rect 438946 501916 438952 501968
+rect 439004 501956 439010 501968
+rect 445846 501956 445852 501968
+rect 439004 501928 445852 501956
+rect 439004 501916 439010 501928
+rect 445846 501916 445852 501928
+rect 445904 501916 445910 501968
+rect 360378 501848 360384 501900
+rect 360436 501888 360442 501900
+rect 369854 501888 369860 501900
+rect 360436 501860 369860 501888
+rect 360436 501848 360442 501860
+rect 369854 501848 369860 501860
+rect 369912 501848 369918 501900
+rect 354306 501780 354312 501832
+rect 354364 501820 354370 501832
+rect 360194 501820 360200 501832
+rect 354364 501792 360200 501820
+rect 354364 501780 354370 501792
+rect 360194 501780 360200 501792
+rect 360252 501780 360258 501832
+rect 363506 501780 363512 501832
+rect 363564 501820 363570 501832
+rect 369118 501820 369124 501832
+rect 363564 501792 369124 501820
+rect 363564 501780 363570 501792
+rect 369118 501780 369124 501792
+rect 369176 501780 369182 501832
+rect 370130 501780 370136 501832
+rect 370188 501820 370194 501832
+rect 432874 501820 432880 501832
+rect 370188 501792 432880 501820
+rect 370188 501780 370194 501792
+rect 432874 501780 432880 501792
+rect 432932 501780 432938 501832
+rect 355686 501712 355692 501764
+rect 355744 501752 355750 501764
+rect 363230 501752 363236 501764
+rect 355744 501724 363236 501752
+rect 355744 501712 355750 501724
+rect 363230 501712 363236 501724
+rect 363288 501712 363294 501764
+rect 369486 501712 369492 501764
+rect 369544 501752 369550 501764
+rect 430666 501752 430672 501764
+rect 369544 501724 430672 501752
+rect 369544 501712 369550 501724
+rect 430666 501712 430672 501724
+rect 430724 501712 430730 501764
+rect 438854 501712 438860 501764
+rect 438912 501752 438918 501764
+rect 446398 501752 446404 501764
+rect 438912 501724 446404 501752
+rect 438912 501712 438918 501724
+rect 446398 501712 446404 501724
+rect 446456 501712 446462 501764
+rect 354582 501644 354588 501696
+rect 354640 501684 354646 501696
+rect 365438 501684 365444 501696
+rect 354640 501656 365444 501684
+rect 354640 501644 354646 501656
+rect 365438 501644 365444 501656
+rect 365496 501644 365502 501696
+rect 368934 501644 368940 501696
+rect 368992 501684 368998 501696
+rect 430850 501684 430856 501696
+rect 368992 501656 430856 501684
+rect 368992 501644 368998 501656
+rect 430850 501644 430856 501656
+rect 430908 501644 430914 501696
+rect 355410 501576 355416 501628
+rect 355468 501616 355474 501628
+rect 368198 501616 368204 501628
+rect 355468 501588 368204 501616
+rect 355468 501576 355474 501588
+rect 368198 501576 368204 501588
+rect 368256 501576 368262 501628
+rect 369026 501576 369032 501628
+rect 369084 501616 369090 501628
+rect 433242 501616 433248 501628
+rect 369084 501588 433248 501616
+rect 369084 501576 369090 501588
+rect 433242 501576 433248 501588
+rect 433300 501576 433306 501628
+rect 436738 501576 436744 501628
+rect 436796 501616 436802 501628
+rect 445662 501616 445668 501628
+rect 436796 501588 445668 501616
+rect 436796 501576 436802 501588
+rect 445662 501576 445668 501588
+rect 445720 501576 445726 501628
+rect 364794 501508 364800 501560
+rect 364852 501548 364858 501560
+rect 370222 501548 370228 501560
+rect 364852 501520 370228 501548
+rect 364852 501508 364858 501520
+rect 370222 501508 370228 501520
+rect 370280 501508 370286 501560
+rect 370958 501508 370964 501560
+rect 371016 501548 371022 501560
+rect 435082 501548 435088 501560
+rect 371016 501520 435088 501548
+rect 371016 501508 371022 501520
+rect 435082 501508 435088 501520
+rect 435140 501508 435146 501560
+rect 359918 501440 359924 501492
+rect 359976 501480 359982 501492
+rect 369118 501480 369124 501492
+rect 359976 501452 369124 501480
+rect 359976 501440 359982 501452
+rect 369118 501440 369124 501452
+rect 369176 501440 369182 501492
+rect 370406 501440 370412 501492
+rect 370464 501480 370470 501492
+rect 435818 501480 435824 501492
+rect 370464 501452 435824 501480
+rect 370464 501440 370470 501452
+rect 435818 501440 435824 501452
+rect 435876 501440 435882 501492
+rect 366266 501372 366272 501424
+rect 366324 501412 366330 501424
+rect 433978 501412 433984 501424
+rect 366324 501384 433984 501412
+rect 366324 501372 366330 501384
+rect 433978 501372 433984 501384
+rect 434036 501372 434042 501424
+rect 364058 501304 364064 501356
+rect 364116 501344 364122 501356
+rect 432690 501344 432696 501356
+rect 364116 501316 432696 501344
+rect 364116 501304 364122 501316
+rect 432690 501304 432696 501316
+rect 432748 501304 432754 501356
+rect 435450 501304 435456 501356
+rect 435508 501344 435514 501356
+rect 438854 501344 438860 501356
+rect 435508 501316 438860 501344
+rect 435508 501304 435514 501316
+rect 438854 501304 438860 501316
+rect 438912 501304 438918 501356
+rect 364150 501236 364156 501288
+rect 364208 501276 364214 501288
+rect 434622 501276 434628 501288
+rect 364208 501248 434628 501276
+rect 364208 501236 364214 501248
+rect 434622 501236 434628 501248
+rect 434680 501236 434686 501288
+rect 439774 501236 439780 501288
+rect 439832 501276 439838 501288
+rect 447134 501276 447140 501288
+rect 439832 501248 447140 501276
+rect 439832 501236 439838 501248
+rect 447134 501236 447140 501248
+rect 447192 501236 447198 501288
+rect 364702 501168 364708 501220
+rect 364760 501208 364766 501220
+rect 435726 501208 435732 501220
+rect 364760 501180 435732 501208
+rect 364760 501168 364766 501180
+rect 435726 501168 435732 501180
+rect 435784 501168 435790 501220
+rect 440234 501168 440240 501220
+rect 440292 501208 440298 501220
+rect 441798 501208 441804 501220
+rect 440292 501180 441804 501208
+rect 440292 501168 440298 501180
+rect 441798 501168 441804 501180
+rect 441856 501168 441862 501220
+rect 363138 501100 363144 501152
+rect 363196 501140 363202 501152
+rect 365806 501140 365812 501152
+rect 363196 501112 365812 501140
+rect 363196 501100 363202 501112
+rect 365806 501100 365812 501112
+rect 365864 501100 365870 501152
+rect 369118 501100 369124 501152
+rect 369176 501140 369182 501152
+rect 432046 501140 432052 501152
+rect 369176 501112 432052 501140
+rect 369176 501100 369182 501112
+rect 432046 501100 432052 501112
+rect 432104 501100 432110 501152
+rect 439958 501100 439964 501152
+rect 440016 501140 440022 501152
+rect 442626 501140 442632 501152
+rect 440016 501112 442632 501140
+rect 440016 501100 440022 501112
+rect 442626 501100 442632 501112
+rect 442684 501100 442690 501152
+rect 361298 501032 361304 501084
+rect 361356 501072 361362 501084
+rect 362954 501072 362960 501084
+rect 361356 501044 362960 501072
+rect 361356 501032 361362 501044
+rect 362954 501032 362960 501044
+rect 363012 501032 363018 501084
+rect 365254 501032 365260 501084
+rect 365312 501072 365318 501084
+rect 448698 501072 448704 501084
+rect 365312 501044 448704 501072
+rect 365312 501032 365318 501044
+rect 448698 501032 448704 501044
+rect 448756 501032 448762 501084
+rect 352834 500964 352840 501016
+rect 352892 501004 352898 501016
+rect 354766 501004 354772 501016
+rect 352892 500976 354772 501004
+rect 352892 500964 352898 500976
+rect 354766 500964 354772 500976
+rect 354824 500964 354830 501016
+rect 356698 500964 356704 501016
+rect 356756 501004 356762 501016
+rect 449894 501004 449900 501016
+rect 356756 500976 449900 501004
+rect 356756 500964 356762 500976
+rect 449894 500964 449900 500976
+rect 449952 500964 449958 501016
+rect 433794 500896 433800 500948
+rect 433852 500936 433858 500948
+rect 435634 500936 435640 500948
+rect 433852 500908 435640 500936
+rect 433852 500896 433858 500908
+rect 435634 500896 435640 500908
+rect 435692 500896 435698 500948
+rect 436094 500896 436100 500948
+rect 436152 500936 436158 500948
+rect 438578 500936 438584 500948
+rect 436152 500908 438584 500936
+rect 436152 500896 436158 500908
+rect 438578 500896 438584 500908
+rect 438636 500896 438642 500948
+rect 447226 500896 447232 500948
+rect 447284 500936 447290 500948
+rect 447962 500936 447968 500948
+rect 447284 500908 447968 500936
+rect 447284 500896 447290 500908
+rect 447962 500896 447968 500908
+rect 448020 500896 448026 500948
+rect 435266 500828 435272 500880
+rect 435324 500868 435330 500880
+rect 438762 500868 438768 500880
+rect 435324 500840 438768 500868
+rect 435324 500828 435330 500840
+rect 438762 500828 438768 500840
+rect 438820 500828 438826 500880
+rect 436186 500760 436192 500812
+rect 436244 500800 436250 500812
+rect 438394 500800 438400 500812
+rect 436244 500772 438400 500800
+rect 436244 500760 436250 500772
+rect 438394 500760 438400 500772
+rect 438452 500760 438458 500812
+rect 437474 500692 437480 500744
+rect 437532 500732 437538 500744
+rect 439866 500732 439872 500744
+rect 437532 500704 439872 500732
+rect 437532 500692 437538 500704
+rect 439866 500692 439872 500704
+rect 439924 500692 439930 500744
+rect 432874 500624 432880 500676
+rect 432932 500664 432938 500676
+rect 433794 500664 433800 500676
+rect 432932 500636 433800 500664
+rect 432932 500624 432938 500636
+rect 433794 500624 433800 500636
+rect 433852 500624 433858 500676
+rect 437566 500624 437572 500676
+rect 437624 500664 437630 500676
+rect 440050 500664 440056 500676
+rect 437624 500636 440056 500664
+rect 437624 500624 437630 500636
+rect 440050 500624 440056 500636
+rect 440108 500624 440114 500676
+rect 363690 500420 363696 500472
+rect 363748 500460 363754 500472
+rect 368934 500460 368940 500472
+rect 363748 500432 368940 500460
+rect 363748 500420 363754 500432
+rect 368934 500420 368940 500432
+rect 368992 500420 368998 500472
+rect 361482 500352 361488 500404
+rect 361540 500392 361546 500404
+rect 369026 500392 369032 500404
+rect 361540 500364 369032 500392
+rect 361540 500352 361546 500364
+rect 369026 500352 369032 500364
+rect 369084 500352 369090 500404
+rect 358170 500284 358176 500336
+rect 358228 500324 358234 500336
+rect 371234 500324 371240 500336
+rect 358228 500296 371240 500324
+rect 358228 500284 358234 500296
+rect 371234 500284 371240 500296
+rect 371292 500284 371298 500336
+rect 434346 500284 434352 500336
+rect 434404 500324 434410 500336
+rect 448974 500324 448980 500336
+rect 434404 500296 448980 500324
+rect 434404 500284 434410 500296
+rect 448974 500284 448980 500296
+rect 449032 500284 449038 500336
+rect 3602 500216 3608 500268
+rect 3660 500256 3666 500268
+rect 449250 500256 449256 500268
+rect 3660 500228 449256 500256
+rect 3660 500216 3666 500228
+rect 449250 500216 449256 500228
+rect 449308 500216 449314 500268
+rect 362770 500148 362776 500200
+rect 362828 500188 362834 500200
+rect 449066 500188 449072 500200
+rect 362828 500160 449072 500188
+rect 362828 500148 362834 500160
+rect 449066 500148 449072 500160
+rect 449124 500148 449130 500200
+rect 369578 500080 369584 500132
+rect 369636 500120 369642 500132
+rect 433426 500120 433432 500132
+rect 369636 500092 433432 500120
+rect 369636 500080 369642 500092
+rect 433426 500080 433432 500092
+rect 433484 500080 433490 500132
+rect 435542 500080 435548 500132
+rect 435600 500120 435606 500132
+rect 436002 500120 436008 500132
+rect 435600 500092 436008 500120
+rect 435600 500080 435606 500092
+rect 436002 500080 436008 500092
+rect 436060 500080 436066 500132
+rect 369670 500012 369676 500064
+rect 369728 500052 369734 500064
commit	c30f4561b71b321ebd64e23b8a2d4ae57b824fc3	[log] [tgz]
author	Jeff DiCorpo <jeffdi@efabless.com>	Sat Apr 30 20:36:59 2022 -0700
committer	Jeff DiCorpo <jeffdi@efabless.com>	Sat Apr 30 20:36:59 2022 -0700
tree	13564b797e48501f0aebd711db7e0b9a5619968b
parent	47a54b93bcbdacc848f8947f559db1aa20c3f32d [diff]