| # Test Project | |
| ## RISC-V based Microprocessor | |
| This repository contains all the information needed to build your RISC-V pipelined core, which has support of base interger RV32I instruction format using TL-Verilog on makerchip platform. | |
| Demo test by Shivani Shah | |
| Test counter Example. |