Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-004
/
slot-039
/
9bda4baa9590f0a8bf410041cb6496190f5b4aee
commit
9bda4baa9590f0a8bf410041cb6496190f5b4aee
[
log
]
author
ataberk <olgunataberk@gmail.com>
Thu Dec 30 18:41:02 2021 +0300
committer
ataberk <olgunataberk@gmail.com>
Thu Dec 30 18:41:02 2021 +0300
tree
5a2ba46a149742862829ef08b738043ae137aff9
parent
2a3c94373ffc0e53a287be94a569a2139b1cb496
[
diff
]
adding rtl
caravel
[
diff
]
openlane/c0_system_macro/config.json
[Added -
diff
]
openlane/c0_system_macro/config.tcl
[Added -
diff
]
openlane/c0_system_macro/pin_order.cfg
[Added -
diff
]
openlane/user_project_wrapper/config.tcl
[
diff
]
openlane/user_project_wrapper/macro.cfg
[
diff
]
openlane/user_project_wrapper/pin_order.cfg
[Deleted -
diff
]
openlane/user_project_wrapper/pin_order.cfg
[Added -
diff
]
verilog/c0_rtl/UART_GFA.v
[Added -
diff
]
verilog/c0_rtl/UART_alici.v
[Added -
diff
]
verilog/c0_rtl/UART_verici.v
[Added -
diff
]
verilog/c0_rtl/adres_tekleyici.v
[Added -
diff
]
verilog/c0_rtl/aritmetik_mantik_birimi.v
[Added -
diff
]
verilog/c0_rtl/axil_interconnect.v
[Added -
diff
]
verilog/c0_rtl/axil_slave_gfa.v
[Added -
diff
]
verilog/c0_rtl/baslangic_bellegi.v
[Added -
diff
]
verilog/c0_rtl/bellek_islem_birimi.v
[Added -
diff
]
verilog/c0_rtl/buyruk_bellegi_sram.v
[Added -
diff
]
verilog/c0_rtl/c0_system.v
[Added -
diff
]
verilog/c0_rtl/cekirdek.v
[Added -
diff
]
verilog/c0_rtl/dallanma_birimi.v
[Added -
diff
]
verilog/c0_rtl/denetim_durum_birimi.v
[Added -
diff
]
verilog/c0_rtl/getir_coz.v
[Added -
diff
]
verilog/c0_rtl/iki_bit_adimli_bolucu.v
[Added -
diff
]
verilog/c0_rtl/iki_bit_adimli_carpici.v
[Added -
diff
]
verilog/c0_rtl/mikroislem.vh
[Added -
diff
]
verilog/c0_rtl/old_user_project_wrapper.v
[Added -
diff
]
verilog/c0_rtl/on_taraf.v
[Added -
diff
]
verilog/c0_rtl/sabitler.vh
[Added -
diff
]
verilog/c0_rtl/sky130_sram_1kbyte_1rw1r_32x256_8.v
[Added -
diff
]
verilog/c0_rtl/sky130_sram_2kbyte_1rw1r_32x512_8.v
[Added -
diff
]
verilog/c0_rtl/tamsayi_bolme_birimi.v
[Added -
diff
]
verilog/c0_rtl/tamsayi_carpma_birimi.v
[Added -
diff
]
verilog/c0_rtl/veri_bellegi_sram.v
[Added -
diff
]
verilog/c0_rtl/yazmac_obegi.v
[Added -
diff
]
verilog/c0_rtl/yazmac_oku_yurut.v
[Added -
diff
]
verilog/c0_rtl/yazmac_yaz.v
[Added -
diff
]
verilog/rtl/uprj_netlists.v
[
diff
]
verilog/rtl/user_project_wrapper.v
[
diff
]
39 files changed
tree: 5a2ba46a149742862829ef08b738043ae137aff9
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.