| ,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY |
| 0,/project/openlane/spi_master,spim_top,spi_master,flow_completed,0h13m38s,0h10m24s,49087.17948717949,0.2925,24543.589743589746,28.13,713.95,7179,0,0,0,0,0,0,0,1,0,-1,-1,342901,66324,-7.42,-7.88,-4.99,-6.82,-8.96,-294.68,-475.37,-303.71,-735.71,-2011.24,219059569.0,0.0,26.98,28.32,1.57,0.88,-1,5843,8796,498,3450,0,0,0,6888,0,0,0,0,0,0,0,4,1765,2184,20,460,3828,0,4288,52.74261603375527,18.96,10,AREA 0,4,50,1,100,100,0.45,0.0,sky130_fd_sc_hd,4,4 |
