Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-004
/
slot-017
/
854538f995717edcfe26e979372c115c02b21747
commit
854538f995717edcfe26e979372c115c02b21747
[
log
]
author
adithyasunil26 <adithyasunil26@gmail.com>
Fri Dec 31 04:14:43 2021 +0530
committer
adithyasunil26 <adithyasunil26@gmail.com>
Fri Dec 31 04:14:43 2021 +0530
tree
976e00ca7a9881264a35bc4b1f63887aa25b7fb0
parent
ac8021e143a2577ad2ba86f079c0e17bc2df9d95
[
diff
]
corrected-pins
verilog/rtl/cp.v
[
diff
]
verilog/rtl/user_analog_proj_example.v
[
diff
]
2 files changed
tree: 976e00ca7a9881264a35bc4b1f63887aa25b7fb0
.github/
docs/
gds/
mag/
netgen/
openlane/
verilog/
xschem/
caravel
.gitignore
info.yaml
LICENSE
Makefile
README.md
README.md
Testing Caravel