Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-004
/
slot-006
/
9aeac04f6ea2547120f06bf04f7ad9f90161a30d
commit
9aeac04f6ea2547120f06bf04f7ad9f90161a30d
[
log
]
author
jaquerinte <ivanrodriguezferrandez@gmail.com>
Tue Nov 30 10:23:25 2021 +0100
committer
jaquerinte <ivanrodriguezferrandez@gmail.com>
Tue Nov 30 10:23:25 2021 +0100
tree
a6b723252523afd40d508d93254f2f11517c849c
parent
23dcaffd1985456aebaa5ec34861f3d9485fe814
[
diff
]
[UPD] Initial commit
.gitignore
[Added -
diff
]
.gitmodules
[Added -
diff
]
Makefile
[Added -
diff
]
README.md
[Added -
diff
]
def/user_proj_example.def
[Added -
diff
]
def/user_project_wrapper.def
[Added -
diff
]
docs/Makefile
[Added -
diff
]
docs/environment.yml
[Added -
diff
]
docs/requirements.txt
[Added -
diff
]
docs/source/_static/counter_32.png
[Added -
diff
]
docs/source/_static/empty.png
[Added -
diff
]
docs/source/_static/layout.png
[Added -
diff
]
docs/source/_static/option1.png
[Added -
diff
]
docs/source/_static/option2.png
[Added -
diff
]
docs/source/_static/option3.png
[Added -
diff
]
docs/source/_static/pitch.png
[Added -
diff
]
docs/source/_static/wrapper.png
[Added -
diff
]
docs/source/conf.py
[Added -
diff
]
docs/source/index.rst
[Added -
diff
]
gds/user_proj_example.gds
[Added -
diff
]
gds/user_project_wrapper.gds
[Added -
diff
]
lef/user_proj_example.lef
[Added -
diff
]
lef/user_project_wrapper.lef
[Added -
diff
]
mag/user_proj_example.mag
[Added -
diff
]
mag/user_project_wrapper.mag
[Added -
diff
]
maglef/user_proj_example.mag
[Added -
diff
]
maglef/user_project_wrapper.mag
[Added -
diff
]
openlane/.gitignore
[Added -
diff
]
openlane/user_proj_example/config.json
[Added -
diff
]
openlane/user_proj_example/config.tcl
[Added -
diff
]
openlane/user_proj_example/pin_order.cfg
[Added -
diff
]
openlane/user_project_wrapper/config.json
[Added -
diff
]
openlane/user_project_wrapper/config.tcl
[Added -
diff
]
openlane/user_project_wrapper/macro.cfg
[Added -
diff
]
signoff/user_proj_example/OPENLANE_VERSION
[Added -
diff
]
signoff/user_proj_example/PDK_SOURCES
[Added -
diff
]
signoff/user_proj_example/final_summary_report.csv
[Added -
diff
]
signoff/user_project_wrapper/OPENLANE_VERSION
[Added -
diff
]
signoff/user_project_wrapper/PDK_SOURCES
[Added -
diff
]
signoff/user_project_wrapper/final_summary_report.csv
[Added -
diff
]
spi/lvs/user_proj_example.spice
[Added -
diff
]
spi/lvs/user_project_wrapper.spice
[Added -
diff
]
verilog/dv/Makefile
[Added -
diff
]
verilog/dv/README.md
[Added -
diff
]
verilog/dv/io_ports/Makefile
[Added -
diff
]
verilog/dv/io_ports/io_ports.c
[Added -
diff
]
verilog/dv/io_ports/io_ports_tb.v
[Added -
diff
]
verilog/dv/la_test1/Makefile
[Added -
diff
]
verilog/dv/la_test1/la_test1.c
[Added -
diff
]
verilog/dv/la_test1/la_test1_tb.v
[Added -
diff
]
verilog/dv/la_test2/Makefile
[Added -
diff
]
verilog/dv/la_test2/la_test2.c
[Added -
diff
]
verilog/dv/la_test2/la_test2_tb.v
[Added -
diff
]
verilog/dv/mprj_stimulus/Makefile
[Added -
diff
]
verilog/dv/mprj_stimulus/mprj_stimulus.c
[Added -
diff
]
verilog/dv/mprj_stimulus/mprj_stimulus_tb.v
[Added -
diff
]
verilog/dv/wb_port/Makefile
[Added -
diff
]
verilog/dv/wb_port/wb_port.c
[Added -
diff
]
verilog/dv/wb_port/wb_port_tb.v
[Added -
diff
]
verilog/gl/user_proj_example.v
[Added -
diff
]
verilog/gl/user_project_wrapper.v
[Added -
diff
]
verilog/rtl/uprj_netlists.v
[Added -
diff
]
verilog/rtl/user_proj_example.v
[Added -
diff
]
verilog/rtl/user_project_wrapper.v
[Added -
diff
]
64 files changed
tree: a6b723252523afd40d508d93254f2f11517c849c
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
.gitignore
.gitmodules
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.