commit	cfbec7b4eec97dcbc1044cc399e04bad3e68ac87	[log] [tgz]
author	embelon <78412338+embelon@users.noreply.github.com>	Thu Nov 11 09:23:54 2021 +0100
committer	embelon <78412338+embelon@users.noreply.github.com>	Thu Nov 11 09:23:54 2021 +0100
tree	a3e81ae74512f11742f6b232535351c4d9640688
parent	c9f9bb19f963023eb222739e0f8aae52a6c7233d [diff]

Results compressed.

gds/user_proj_example.gds[Deleted - diff]
gds/user_proj_example.gds.gz[Added - diff]
gds/user_project_wrapper.gds[Deleted - diff]
gds/user_project_wrapper.gds.gz[Added - diff]

4 files changed

tree: a3e81ae74512f11742f6b232535351c4d9640688

README.md

Caravel User Project

:exclamation: Important Note

Additional memory (internal 1kB of OpenRAM and HyperRAM driver for external memory chip) connected through Wishbone to Caravel SoC for MPW submission

Memory block	Space	Address	Size
HyperRAM ext. chip	RAM	0x3000_0000 - 0x307f_ffff	8MB
HyperRAM ext. chip	Registers	0x3080_0000 - 0x3080_ffff	max 64k registers, 16bit each
HyperRAM driver	CSRs	0x3081_0000 - 0x3081_ffff	max 64kB, 16k CSRs
OpenRAM	RAM	0x30c0_0000 - 0x30c0_ffff	max 64kB