| commit | 8ec1a173ae39515b16e2076f1ab848e6c7e01966 | [log] [tgz] |
|---|---|---|
| author | chrische <christoph-weiser@gmx.de> | Sun Nov 14 11:45:29 2021 +0100 |
| committer | chrische <christoph-weiser@gmx.de> | Sun Nov 14 11:45:29 2021 +0100 |
| tree | 084cde18cfe30ab761dec491825d9de8bff0c7ef | |
| parent | 05588f1fa8bfd1bf116826d8ff78cccf40befc1c [diff] |
added config.tcl + pin.cfg for openlane flow
This is a mixed-mode project featuring a 8-bit SAR-ADC, with offset calibration. The logic section is synthesized using the openlane digital flow.
The adc is composed of a top-plate sampled CDAC, with a capacitor array of mimimum sized MIM caps.
The comparator is a single-stage regenerative comparator, with a MOM array for trimming ADC offset.
The layout is created using magic as a pcell generator and drc checker, while the connection of the design is done using klayout.
The simulation is carried out using ngspice using the mixed-mode xspice capabilities. The digital section is synthesized using yosys that can then be bridged to/from the analog section.
The Schematics are created using xschem, which also serves as the simulation framework. 
The simulation output can then be viewed in both analog and digital domain.
Digital waveforms displayed using GTKWave 
Analog waveforms displayed using Gnuplot in interactive mode. 