Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-003
/
slot-036
/
8a96393d29d63d008cf15ddc795ed2f420009f1e
commit
8a96393d29d63d008cf15ddc795ed2f420009f1e
[
log
]
author
Manili <ma.nili@me.com>
Thu Nov 04 01:42:24 2021 +0330
committer
Manili <ma.nili@me.com>
Thu Nov 04 01:42:24 2021 +0330
tree
cdc3dd96ef8eab3a9d940dce4f905cedcf6d2a0c
parent
dfc479e2bde9546bf63da55866c9fe3959bdc79f
[
diff
]
Ready for PD phase
gds/sram_32_256_sky130A.gds
[Added -
diff
]
lef/sram_32_256_sky130A.lef
[Added -
diff
]
openlane/user_proj_example/config.tcl
[
diff
]
openlane/user_project_wrapper/config.tcl
[
diff
]
verilog/gl/clk_gate.v
[Added -
diff
]
verilog/gl/rvmyth.v
[Added -
diff
]
verilog/gl/sram_32_256_sky130A.v
[Added -
diff
]
verilog/include/rvmyth_gen.v
[Added -
diff
]
verilog/include/sandpiper.vh
[Added -
diff
]
verilog/include/sandpiper_gen.vh
[Added -
diff
]
verilog/include/sp_default.vh
[Added -
diff
]
verilog/include/sp_verilog.vh
[Added -
diff
]
verilog/rtl/clk_gate.v
[Added -
diff
]
verilog/rtl/rvmyth.v
[Added -
diff
]
verilog/rtl/sram_32_256_sky130A.v
[Added -
diff
]
verilog/rtl/user_proj_example.v
[
diff
]
verilog/rtl/user_project_wrapper.v
[
diff
]
17 files changed
tree: cdc3dd96ef8eab3a9d940dce4f905cedcf6d2a0c
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.