Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-003
/
slot-034
/
1e702d98f09ee4386ec38ae8ec45d3a99032f8cf
commit
1e702d98f09ee4386ec38ae8ec45d3a99032f8cf
[
log
]
[
tgz
]
author
theatomb <23560806+theatomb@users.noreply.github.com>
Sat Nov 06 14:19:31 2021 +0100
committer
theatomb <23560806+theatomb@users.noreply.github.com>
Sat Nov 06 14:19:31 2021 +0100
tree
f04b28e0674aff39a5cf53d023b57675fb22549a
parent
a230ba8c76e627a46891c6eebd8a6f3ccbf560bf
[
diff
]
deadcode removal
verilog/dv/testBasicOps/testBasicOps.elf
[
diff
]
verilog/rtl/elpis/chip_controller.v
[
diff
]
verilog/rtl/user_project_wrapper.v
[
diff
]
3 files changed
tree: f04b28e0674aff39a5cf53d023b57675fb22549a
.github/
def/
docs/
lef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
workflow.sh
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.