Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-003
/
slot-031
/
e5cd8b705b6186aba0f01cdda4eb7018a456a2f3
commit
e5cd8b705b6186aba0f01cdda4eb7018a456a2f3
[
log
]
[
tgz
]
author
Dhayalakumar <61288836+dhayalakumarm@users.noreply.github.com>
Wed Oct 20 20:33:23 2021 +0530
committer
GitHub <noreply@github.com>
Wed Oct 20 20:33:23 2021 +0530
tree
dd3be81fdbccca2914499236b72d4e2eb7280c39
parent
1ab8ec6c0c6859825bcadd5407e71c47619d78e0
[
diff
]
Add files via upload
verilog/gl/user_proj_example.v
[Added -
diff
]
verilog/gl/user_project_wrapper.v
[Added -
diff
]
2 files changed
tree: dd3be81fdbccca2914499236b72d4e2eb7280c39
caravel/
def/
docs/
gds/
lef/
mag/
maglef/
precheck_results/
signoff/
Simulations/
spi/
verilog/
info.yaml
LICENSE
Makefile
README.md
README.md.bak
README.md
Caravel User Project
18 bit Adder