Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-003
/
slot-028
/
997a4de5fee4c78b47a17b887cd6f2a942d00967
commit
997a4de5fee4c78b47a17b887cd6f2a942d00967
[
log
]
author
Yuki Azuma <yuhki.yasuda@gmail.com>
Sat Oct 09 17:01:55 2021 +0900
committer
Yuki Azuma <yuhki.yasuda@gmail.com>
Sat Oct 09 17:01:55 2021 +0900
tree
10b4a9456ee36e9216e0d6a003a339e352a2caac
parent
73d3498b19458b6ef8dfd063723de1ef3e5f06f3
[
diff
]
improve reset logic
verilog/rtl/jacaranda-8/computer.v
[
diff
]
verilog/rtl/jacaranda-8/cpu.v
[
diff
]
2 files changed
tree: 10b4a9456ee36e9216e0d6a003a339e352a2caac
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.