Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-003
/
slot-026
/
ee00b8160c2fbc56860129b5a2f3e0279fbb578d
commit
ee00b8160c2fbc56860129b5a2f3e0279fbb578d
[
log
]
[
tgz
]
author
Tamas Hubai <mpw@htamas.net>
Tue Oct 26 18:36:26 2021 +0200
committer
Tamas Hubai <mpw@htamas.net>
Tue Oct 26 18:44:55 2021 +0200
tree
123325da29382eb7cff77f38ee1e1eef5ad130ab
parent
361442e1e9b14ce5415262285ef82362ef3e4c39
[
diff
]
Fix undeclared wire in cpu_core
verilog/rtl/cpu_core.v
[
diff
]
1 file changed
tree: 123325da29382eb7cff77f38ee1e1eef5ad130ab
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.