blob: 699b7645401e2d2d11a1d054bc701fb48cae350f [file] [log] [blame]
// SPDX-License-Identifier: MIT
// SPDX-FileCopyrightText: 2021 Tamas Hubai
`default_nettype none
// width of cell grid
`define WIDTH 8
// height of cell grid
`define HEIGHT 8
// size of width/height field, i.e. clog2(max(WIDTH, HEIGHT))
`define ADDRSIZE 3
// number of input pins = number of output pins
`define IOPAIRS 8
// x coordinate of input pins
`define X_IN 0
// x coordinate of output pins
`define X_OUT (`WIDTH-1)
// y coordinate of first input/output pin pair
`define Y_FIRST 0
// y coordinate difference of successive input/output pin pairs
`define Y_STEP 1
`default_nettype wire