commit | 75e41493a5d12e3dad7c81fa0fe7576e63a49a97 | [log] [tgz] |
---|---|---|
author | H-S-S-11 <harry@snell.org.uk> | Sun Oct 10 22:57:11 2021 +0100 |
committer | H-S-S-11 <harry@snell.org.uk> | Sun Oct 10 22:57:11 2021 +0100 |
tree | 766225551ce5e6894a994807e36e7380326a21b8 | |
parent | 688d93dc93e950863282dc299804cbb94178fb26 [diff] |
get verilog tb to run
Collection of analog and mixed signal test circuits.
Basic goal: a comparator based on the circuit in “CMOS Design” (Jacob Baker).
Extra goals:
Refer to README for the sample project documentation.