Integration + DRC/timing-clean build of accelerator
30 files changed
tree: fb05a6b411d5acb71f1c75a40060d07988b0682b
  1. def/
  2. gds/
  3. lef/
  4. mag/
  5. maglef/
  6. openlane/
  7. signoff/
  8. spi/
  9. verilog/
  10. .gitignore
  11. .gitmodules
  12. info.yaml
  13. LICENSE
  14. Makefile
  15. README.md
README.md

Cryptography Accelerator v2

This is a cryptography accelerator chip for the mpw-three tapeout. It includes an AES256 core (with some key-entropy restrictions to reduce the number of bits in the key), a SHA256 core, a VGA game demo, and some other experimental structures.

For documentation on the AES and SHA cores (including the original Chisel source code), see asinghani/crypto-accelerator