| ,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY |
| 0,/project/openlane/accelerator_top,accelerator_top,accelerator_top,flow_completed,0h51m1s,-1,98319.51982812144,2.450683246025,15731.12317249943,16.34,2472.6,38552,0,0,0,0,0,0,0,90,0,0,-1,2700750,428391,-31.32,-82.93,-1,0.0,-1,-60124.83,-164080.23,-1,0.0,-1,1904680928.0,0.0,29.65,23.64,2.6,0.31,-1,33540,95196,2596,63927,0,0,0,35734,0,0,0,0,0,0,0,4,8348,8493,51,1138,34260,0,35398,27.77777777777778,36,35,AREA 0,5,16,1,153.6,153.18,0.2,0.0,sky130_fd_sc_hd,4,4 |
