pull the test circuit out into a subckt and make a testbench for it. getting ready to layout and lvs just the cell.
| :exclamation: Important Note |
|---|
| :warning: | Use this sample project for analog user projects. |
|---|
Refer to README for this sample project documentation.