Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-035
/
a79eb3f262c7116ca4b3ffc0e0738ae59a3a6bf6
commit
a79eb3f262c7116ca4b3ffc0e0738ae59a3a6bf6
[
log
]
[
tgz
]
author
aghaalizeb-lm <agha.ali@lampromellon.com>
Tue Jun 08 12:54:03 2021 +0500
committer
aghaalizeb-lm <agha.ali@lampromellon.com>
Tue Jun 08 12:54:03 2021 +0500
tree
519dae319843ff7578482643468f267e4442ee48
parent
bf4c2189f1e4390b7afb8674f740050925497a18
[
diff
]
la output logic fix
verilog/rtl/user_proj_example.sv
[
diff
]
1 file changed
tree: 519dae319843ff7578482643468f267e4442ee48
.github/
caravel/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.