Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-020
/
a2c86eb32364c20e2939d0640f410e7f11d5f07f
commit
a2c86eb32364c20e2939d0640f410e7f11d5f07f
[
log
]
author
Baburaj <teche.raj2019@gmail.com>
Fri Jun 04 19:34:47 2021 +0530
committer
Baburaj <teche.raj2019@gmail.com>
Fri Jun 04 19:34:47 2021 +0530
tree
42c139cb9ed30b95b8e5252f9d67b66a787a312c
parent
8e58b91300f4a4be9a5850c4d7d072832599b8aa
[
diff
]
PTC Module from OpenCores
verilog/rtl/ptc/ptc_defines.v
[Added -
diff
]
verilog/rtl/ptc/ptc_top.v
[Added -
diff
]
2 files changed
tree: 42c139cb9ed30b95b8e5252f9d67b66a787a312c
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.