Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-020
/
8e58b91300f4a4be9a5850c4d7d072832599b8aa
commit
8e58b91300f4a4be9a5850c4d7d072832599b8aa
[
log
]
author
Baburaj <teche.raj2019@gmail.com>
Fri Jun 04 19:33:57 2021 +0530
committer
Baburaj <teche.raj2019@gmail.com>
Fri Jun 04 19:33:57 2021 +0530
tree
7e7fabae4ed72ab35bed34b2007abd573b8ea06c
parent
09c149d0b678569bd7ae0b7823ea27ba0aec4da4
[
diff
]
Removed pwm and added ptc module
verilog/rtl/user_proj_example.v
[
diff
]
1 file changed
tree: 7e7fabae4ed72ab35bed34b2007abd573b8ea06c
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.