Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-018
/
4deecf1aed42d703725927b9e7e108f2f740a691
commit
4deecf1aed42d703725927b9e7e108f2f740a691
[
log
]
author
zeeshanrafique23 <zeeshanrafique23@gmail.com>
Sat Jun 19 23:47:45 2021 +0500
committer
zeeshanrafique23 <zeeshanrafique23@gmail.com>
Sat Jun 19 23:47:45 2021 +0500
tree
18eaacd502552610b5d88795eac89eeb8b4bd238
parent
c59b46ed353dae2149ea29ad5cc95cf17079d796
[
diff
]
renamed power and ground pins for DFFRAM
verilog/rtl/azadi_soc_top_dffram.v
[
diff
]
1 file changed
tree: 18eaacd502552610b5d88795eac89eeb8b4bd238
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.