Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-018
/
d2c0d7dbb4674f3a7345aca590a93df570df6126
commit
d2c0d7dbb4674f3a7345aca590a93df570df6126
[
log
]
[
tgz
]
author
zeeshanrafique23 <zeeshanrafique23@gmail.com>
Sat Jun 19 23:48:24 2021 +0500
committer
zeeshanrafique23 <zeeshanrafique23@gmail.com>
Sat Jun 19 23:48:24 2021 +0500
tree
2b67f53098014baa41947e62a833289b015c713f
parent
4deecf1aed42d703725927b9e7e108f2f740a691
[
diff
]
corrected csb for u_dccm
verilog/rtl/azadi_soc_top_sram.v
[Added -
diff
]
1 file changed
tree: 2b67f53098014baa41947e62a833289b015c713f
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.