Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-018
/
a1e983fd03efe0c12d2588bf38c089a46346c565
commit
a1e983fd03efe0c12d2588bf38c089a46346c565
[
log
]
author
Zain Rizwan Khan <zainrizwankhan@gmail.com>
Fri Jun 18 17:28:03 2021 +0500
committer
Zain Rizwan Khan <zainrizwankhan@gmail.com>
Fri Jun 18 17:28:03 2021 +0500
tree
d7759819f22ce94451046b88e2b4a57455bc8feb
parent
10e17df102364ec5db2f79b6e5f2786f19226d00
[
diff
]
added functionality for DFFRAM.
verilog/rtl/azadi_soc_top_dffram.v
[Renamed from verilog/rtl/azadi_soc_top.v -
diff
]
verilog/rtl/azadi_soc_top_open.v
[Copied from verilog/rtl/azadi_soc_top.v -
diff
]
2 files changed
tree: d7759819f22ce94451046b88e2b4a57455bc8feb
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.