Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-015
/
e6de470f8b997b381eb1f79c9a4c12cdea68ad8f
commit
e6de470f8b997b381eb1f79c9a4c12cdea68ad8f
[
log
]
author
manikandan-phd <manikandan_phd@outlook.com>
Fri Jun 18 02:37:59 2021 +0530
committer
manikandan-phd <manikandan_phd@outlook.com>
Fri Jun 18 02:37:59 2021 +0530
tree
ff2c33ca533ca0930e99d76f8a9fc3f18a912919
parent
4a40b277da0aa17737139bd201033408ae9dd742
[
diff
]
Inserted submodule line
verilog/rtl/uprj_netlists.v
[
diff
]
1 file changed
tree: ff2c33ca533ca0930e99d76f8a9fc3f18a912919
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel encoder
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.