Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-002 / slot-010 / 9855ef626510f32ede949d1cb179ba004ccec82f
commit9855ef626510f32ede949d1cb179ba004ccec82f[log] [tgz]
authorAbdullah YILDIZ <abdullahyildiz@users.noreply.github.com>Sat Jun 12 17:46:13 2021 +0300
committerGitHub <noreply@github.com>Sat Jun 12 17:46:13 2021 +0300
tree1ecf46cb7c27aa5481c7458d8969a040ec086597
parentd2b79dbd8d5c7c1dbc34ccae3ef1603d3ff4d978 [diff]
Update README.md
1 file changed
tree: 1ecf46cb7c27aa5481c7458d8969a040ec086597
  1. .github/
  2. def/
  3. docs/
  4. gds/
  5. lef/
  6. mag/
  7. maglef/
  8. openlane/
  9. signoff/
  10. spi/
  11. verilog/
  12. caravel
  13. .gitignore
  14. .gitmodules
  15. info.yaml
  16. LICENSE
  17. Makefile
  18. README.md
README.md

YONGA-LZ4 Decoder

License UPRJ_CI Caravel Build

Table of contents

Overview

YONGA-LZ4 Decoder is an implementation of the decoder of the popular LZ4 compression algorithm.

Running Simulation

Wishbone Test

  • This test is meant to verify that we can read and write to the YONGA-LZ4 Decoder through the WISHBONE port. The firmware first writes a compressed data stream to input FIFO of the YONGA-LZ4 Decoder, then reads decoded data stream from output FIFO of the YONGA-LZ4 Decoder.

To run RTL simulation,

cd $UPRJ_ROOT
make verify-wb_test

Checklist for Open-MPW Two Submission

  • [x] The project repo adheres to the same directory structure in this repo
  • [x] The project repo contain info.yaml at the project root
  • [x] Top level macro is named user_project_wrapper
  • [x] Full Chip Simulation passes for RTL and GL (gate-level)
  • [x] The hardened Macros are LVS and DRC clean
  • [x] The hardened user_project_wrapper adheres to the same pin order specified at pin_order
  • [x] XOR check passes with zero total difference.
  • [x] Openlane summary reports are retained under ./signoff/