blob: 9b9d6448e58c72ec7ffb8099ec310cddda60382b [file] [log] [blame]
Ahmed Ghazyd4ec2f02021-04-05 18:32:10 +02001# SPDX-FileCopyrightText: 2020 Efabless Corporation
2#
3# Licensed under the Apache License, Version 2.0 (the "License");
4# you may not use this file except in compliance with the License.
5# You may obtain a copy of the License at
6#
7# http://www.apache.org/licenses/LICENSE-2.0
8#
9# Unless required by applicable law or agreed to in writing, software
10# distributed under the License is distributed on an "AS IS" BASIS,
11# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
12# See the License for the specific language governing permissions and
13# limitations under the License.
14# SPDX-License-Identifier: Apache-2.0
15
16# Base Configurations. Don't Touch
17# section begin
18set script_dir [file dirname [file normalize [info script]]]
19
20source $script_dir/../../caravel/openlane/user_project_wrapper_empty/fixed_wrapper_cfgs.tcl
21
22set ::env(DESIGN_NAME) user_project_wrapper
23#section end
24
25# User Configurations
26
27## Source Verilog Files
28set ::env(VERILOG_FILES) "\
manarabdelatye542bdf2021-04-20 11:15:40 +020029 $script_dir/../../caravel/verilog/rtl/defines.v \
AmoghLonkar41062a72021-05-26 09:08:09 -070030 $script_dir/../../verilog/rtl/user_project_wrapper.v \
31 $script_dir/../../verilog/rtl/testchip/openram_testchip.v"
Ahmed Ghazyd4ec2f02021-04-05 18:32:10 +020032
33## Clock configurations
34set ::env(CLOCK_PORT) "user_clock2"
AmoghLonkaraccab472021-05-18 09:45:49 -070035set ::env(CLOCK_NET) "wb_clk_i"
Ahmed Ghazyd4ec2f02021-04-05 18:32:10 +020036
37set ::env(CLOCK_PERIOD) "10"
38
39## Internal Macros
40### Macro Placement
41set ::env(MACRO_PLACEMENT_CFG) $script_dir/macro.cfg
42
43### Black-box verilog and views
44set ::env(VERILOG_FILES_BLACKBOX) "\
45 $script_dir/../../caravel/verilog/rtl/defines.v \
AmoghLonkar41062a72021-05-26 09:08:09 -070046 $script_dir/../../verilog/rtl/sky130_sram_1kbyte_1rw1r_32x256_8.v"
Ahmed Ghazyd4ec2f02021-04-05 18:32:10 +020047
48set ::env(EXTRA_LEFS) "\
AmoghLonkar7d7491d2021-05-18 10:12:57 -070049 $script_dir/../../lef/user_project_wrapper.lef \
AmoghLonkaraccab472021-05-18 09:45:49 -070050 $script_dir/../../lef/sky130_sram_1kbyte_1rw1r_32x256_8.lef"
Ahmed Ghazyd4ec2f02021-04-05 18:32:10 +020051
52set ::env(EXTRA_GDS_FILES) "\
AmoghLonkar7d7491d2021-05-18 10:12:57 -070053 $script_dir/../../gds/user_project_wrapper.gds \
AmoghLonkaraccab472021-05-18 09:45:49 -070054 $script_dir/../../lef/sky130_sram_1kbyte_1rw1r_32x256_8.gds"
Ahmed Ghazyd4ec2f02021-04-05 18:32:10 +020055
AmoghLonkar41062a72021-05-26 09:08:09 -070056#set ::env(GLB_RT_MAXLAYER) 5
manarabdelaty609ec982021-04-21 17:00:06 +020057
AmoghLonkar41062a72021-05-26 09:08:09 -070058#set ::env(FP_PDN_CHECK_NODES) 0
59# Power config
60set ::env(PDN_CFG) $script_dir/pdn.tcl
61
62set ::env(FP_PIN_ORDER_CFG) $script_dir/pin_order.cfg
63set ::env(FP_HORIZONTAL_HALO) 15
64set ::env(FP_VERTICAL_HALO) 15
65set ::env(FP_PDN_VOFFSET) 5
66set ::env(FP_PDN_VPITCH) 20
67set ::env(FP_PDN_HPITCH) 50
68
69# Placement config
70set ::env(PL_OPENPHYSYN_OPTIMIZATIONS) 0
71set ::env(PL_RANDOM_GLB_PLACEMENT) 1
72set ::env(PL_BASIC_PLACEMENT) 1
73set ::env(PL_TARGET_DENSITY) 0.99
74
75set ::env(MAGIC_DRC_USE_GDS) 0
76
77set ::env(RUN_CVC) 0