Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
ff1d0fc3264d3f0ee530b30c30dcb03f3fa2c4ea
commit
ff1d0fc3264d3f0ee530b30c30dcb03f3fa2c4ea
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Sat Jun 12 16:46:25 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Sat Jun 12 16:46:25 2021 -0700
tree
a0f1c1b0ce5f3a424211c380cbb72971f6d789c9
parent
15b80b21d8a106878bd9c928d91dad671caef23b
[
diff
]
Figure out why csb0, web0, etc are changing
verilog/rtl/openram_testchip_tb.v
[
diff
]
1 file changed
tree: a0f1c1b0ce5f3a424211c380cbb72971f6d789c9
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.