Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
df0160f6b8bf4d2c49ef76c1ae3fa7597d79d906
commit
df0160f6b8bf4d2c49ef76c1ae3fa7597d79d906
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Sat May 29 21:21:10 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Sat May 29 21:21:10 2021 -0700
tree
9c05a48448a589f3160c150a166551be5d6466ae
parent
63f0643772fea425ae3445909bdb3ae89f67a971
[
diff
]
New file with changed power pins
verilog/rtl/sky130_sram_1kbyte_1rw1r_32x256_8.v
[Added -
diff
]
1 file changed
tree: 9c05a48448a589f3160c150a166551be5d6466ae
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.