Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
dca58fabcb30648f59072d74a44064bbcf52ac6e
commit
dca58fabcb30648f59072d74a44064bbcf52ac6e
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Tue Jun 15 12:46:11 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Tue Jun 15 12:46:11 2021 -0700
tree
12c8d854e68b57a05026aa8437825b821a079214
parent
4b706b12d28b77a8325e97dca20fc4ec9055cf41
[
diff
]
Used defines for splitting into fields
verilog/rtl/openram_testchip.v
[
diff
]
1 file changed
tree: 12c8d854e68b57a05026aa8437825b821a079214
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.