Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
cb196fa4fed3b4dafcb4e6bfde5318a489bc5028
commit
cb196fa4fed3b4dafcb4e6bfde5318a489bc5028
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Sat Jun 12 17:05:28 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Sat Jun 12 17:05:28 2021 -0700
tree
af7050d00ab9731a26186653ba9706192e9ad89b
parent
954cb248a178a3c2a1548b5f81522e8ca4ad319a
[
diff
]
Works for SRAM0
verilog/rtl/openram_testchip_tb.v
[
diff
]
1 file changed
tree: af7050d00ab9731a26186653ba9706192e9ad89b
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.