Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
b40bbc7f0ae8cb88f533451e97b7e5c926211d1f
commit
b40bbc7f0ae8cb88f533451e97b7e5c926211d1f
[
log
]
[
tgz
]
author
mrg <mrg@ucsc.edu>
Sun Jun 13 13:54:57 2021 -0700
committer
mrg <mrg@ucsc.edu>
Sun Jun 13 13:54:57 2021 -0700
tree
0d89a1e6f9df2d3669ac0be0cd8f5ea46d51033d
parent
a976e9e05f22843896842f196a9ec56fdecf35ac
[
diff
]
Update for max of 16 SRAMs
verilog/rtl/openram_testchip.v
[
diff
]
1 file changed
tree: 0d89a1e6f9df2d3669ac0be0cd8f5ea46d51033d
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.