Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
af01516d9ad272c99ee91001710fa1411d1eeee9
commit
af01516d9ad272c99ee91001710fa1411d1eeee9
[
log
]
author
AmoghLonkar <alonkar@ucsc.edu>
Wed Jun 16 09:01:42 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Wed Jun 16 09:01:42 2021 -0700
tree
6d92ba0783d8003a4986b4c1e06d44a78cab768b
parent
37e8d43a515cd3f5e5caa5f000a514012850e381
[
diff
]
Working simulation over GPIO interface
verilog/rtl/openram_testchip_gpio_tb.v
[Added -
diff
]
1 file changed
tree: 6d92ba0783d8003a4986b4c1e06d44a78cab768b
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.