Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
a6be5e056025fbfb988c5ebb892441343586a8ad
commit
a6be5e056025fbfb988c5ebb892441343586a8ad
[
log
]
author
AmoghLonkar <alonkar@ucsc.edu>
Fri Jun 18 08:07:26 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Fri Jun 18 08:07:26 2021 -0700
tree
a1217bb46b747c7786b8fc728f7d3d0259f6db69
parent
8b8d027e6a55bf2d8b18b4b61f40eab0ab57cc24
[
diff
]
Modified pin declarations
verilog/dv/gpio_test/gpio_test.c
[
diff
]
1 file changed
tree: a1217bb46b747c7786b8fc728f7d3d0259f6db69
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.