Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
8b8d027e6a55bf2d8b18b4b61f40eab0ab57cc24
commit
8b8d027e6a55bf2d8b18b4b61f40eab0ab57cc24
[
log
]
author
AmoghLonkar <alonkar@ucsc.edu>
Fri Jun 18 08:06:58 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Fri Jun 18 08:06:58 2021 -0700
tree
5eebb97d2b5b3fe3b1813b9e181cda1a3d08614c
parent
1946164ce18aa97f7c9803702be09dcd4933c11b
[
diff
]
Removed unused gpio sram clk port
verilog/rtl/user_project_wrapper.v
[
diff
]
1 file changed
tree: 5eebb97d2b5b3fe3b1813b9e181cda1a3d08614c
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.