Google Git
Sign in
foss-eda-tools/third_party/shuttle/sky130/mpw-002/slot-009/7f4fa4bd9643ab7fb33c124a7f8be9b2e9a0a1ba/./verilog/rtl
tree: 8c7f9ce9a2edff78277a31703886a9d4fcb3f3b6 [path history] [tgz]
  1. openram_defines.v
  2. openram_testchip.v
  3. openram_testchip_tb.v
  4. sky130_sram_1kbyte_1rw1r_32x256_8.v
  5. sky130_sram_1kbyte_1rw1r_8x1024_8.v
  6. sky130_sram_2kbyte_1rw1r_32x512_8.v
  7. sky130_sram_4kbyte_1rw1r_32x1024_8.v
  8. sky130_sram_8kbyte_1rw1r_32x2048_8.v
  9. sram_1rw0r0w_32_1024_sky130.v
  10. sram_1rw0r0w_32_256_sky130.v
  11. sram_1rw0r0w_32_512_sky130.v
  12. sram_1rw0r0w_64_512_sky130.v
  13. uprj_netlists.v
  14. user_proj_example.v
  15. user_project_wrapper.v