Google Git
Sign in
foss-eda-tools/third_party/shuttle/sky130/mpw-002/slot-009/7f4fa4bd9643ab7fb33c124a7f8be9b2e9a0a1ba
commit
7f4fa4bd9643ab7fb33c124a7f8be9b2e9a0a1ba
[log] [tgz]
author
mrg <mrg@ucsc.edu>
Mon Jun 14 13:30:20 2021 -0700
committer
mrg <mrg@ucsc.edu>
Mon Jun 14 13:30:20 2021 -0700
tree
beeb5aca3d232f3a7ec1a88abfe0f14a5e26e8f4
parent
2f1a8ef2cebf784aa74ff39015e9fa4bd0d4f25b [diff]
Fix wire width output from SRAM11
1 file changed
tree: beeb5aca3d232f3a7ec1a88abfe0f14a5e26e8f4
  1. .github/
  2. def/
  3. docs/
  4. gds/
  5. lef/
  6. mag/
  7. maglef/
  8. openlane/
  9. signoff/
  10. single_port/
  11. spi/
  12. verilog/
  13. caravel
  14. .gitignore
  15. .gitmodules
  16. info.yaml
  17. LICENSE
  18. Makefile
  19. README.md
README.md

Caravel User Project

License UPRJ_CI Caravel Build

:exclamation: Important Note

Please fill in your project documentation in this README.md file

Refer to README for this sample project documentation.