Google Git
Sign in
foss-eda-tools/third_party/shuttle/sky130/mpw-002/slot-009/72c2d1a2a8f67973ff201990d203a48b79f3dceb/./verilog/rtl/testchip
tree: 5a0771aba00780e37354d3e3f82173ce84ba2b95 [path history] [tgz]
  1. control_logic.v
  2. control_logic_tb.v
  3. openram_testchip.v
  4. sky130_sram_1kbyte_1rw1r_32x256_8.v
  5. test_chip.v
  6. test_chip_tb.v
Powered by Gitiles| Privacy| Termstxt json