Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
43fb1ea94a65e1ee7a820a859cbe3d25353eff1a
commit
43fb1ea94a65e1ee7a820a859cbe3d25353eff1a
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Mon Jun 14 16:48:33 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Mon Jun 14 16:48:33 2021 -0700
tree
396949324f60f25a64d2b868f8afc51e13fb9533
parent
7c79b4db02f2750c23b03ee554d26c4167f4ac47
[
diff
]
Fixed TOTAL_SIZE
verilog/rtl/openram_defines.v
[
diff
]
1 file changed
tree: 396949324f60f25a64d2b868f8afc51e13fb9533
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.