Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
45f14ab433ec19fab6d686ae9beefdcf616a99e4
commit
45f14ab433ec19fab6d686ae9beefdcf616a99e4
[
log
]
[
tgz
]
author
mrg <mrg@ucsc.edu>
Sun Jun 13 16:05:18 2021 -0700
committer
mrg <mrg@ucsc.edu>
Sun Jun 13 16:05:18 2021 -0700
tree
8c28cc9c1b5c50ad03435b36f962d76c75b1c5b7
parent
605185e26471636c930c3eb86f6c4ccfa3fd8404
[
diff
]
Add all dual port memories
gds/sky130_sram_1kbyte_1rw1r_8x1024_8.gds
[Added -
diff
]
gds/sky130_sram_2kbyte_1rw1r_32x512_8.gds
[Added -
diff
]
gds/sky130_sram_4kbyte_1rw1r_32x1024_8.gds
[Added -
diff
]
gds/sky130_sram_8kbyte_1rw1r_32x2048_8.gds
[Added -
diff
]
lef/sky130_sram_1kbyte_1rw1r_8x1024_8.lef
[Added -
diff
]
lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef
[Added -
diff
]
lef/sky130_sram_4kbyte_1rw1r_32x1024_8.lef
[Added -
diff
]
lef/sky130_sram_8kbyte_1rw1r_32x2048_8.lef
[Added -
diff
]
verilog/rtl/sky130_sram_1kbyte_1rw1r_8x1024_8.v
[Added -
diff
]
verilog/rtl/sky130_sram_2kbyte_1rw1r_32x512_8.v
[Added -
diff
]
verilog/rtl/sky130_sram_4kbyte_1rw1r_32x1024_8.v
[Added -
diff
]
verilog/rtl/sky130_sram_8kbyte_1rw1r_32x2048_8.v
[Added -
diff
]
12 files changed
tree: 8c28cc9c1b5c50ad03435b36f962d76c75b1c5b7
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.
