Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
605185e26471636c930c3eb86f6c4ccfa3fd8404
commit
605185e26471636c930c3eb86f6c4ccfa3fd8404
[
log
]
[
tgz
]
author
mrg <mrg@ucsc.edu>
Sun Jun 13 16:02:06 2021 -0700
committer
mrg <mrg@ucsc.edu>
Sun Jun 13 16:02:06 2021 -0700
tree
834f0f38f056ce85e165a5f90062a1e6959860a9
parent
b40bbc7f0ae8cb88f533451e97b7e5c926211d1f
[
diff
]
Update wrapper for new control.
verilog/rtl/openram_testchip.v
[
diff
]
verilog/rtl/user_project_wrapper.v
[
diff
]
2 files changed
tree: 834f0f38f056ce85e165a5f90062a1e6959860a9
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.