Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
44a125ad32b1dd67b3da2debc5e42d7d6953ad28
commit
44a125ad32b1dd67b3da2debc5e42d7d6953ad28
[
log
]
[
tgz
]
author
mrg <mrg@ucsc.edu>
Mon Jun 14 13:04:42 2021 -0700
committer
mrg <mrg@ucsc.edu>
Mon Jun 14 13:04:42 2021 -0700
tree
435edc967801b21ea9495844444ea744803f681d
parent
231495b5b0337946ce8d12c186823694cff5366e
[
diff
]
Don't route clocks until debugged
openlane/openram_testchip/config.tcl
[
diff
]
openlane/user_project_wrapper/macro.cfg
[
diff
]
2 files changed
tree: 435edc967801b21ea9495844444ea744803f681d
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.