)]}'
{
  "commit": "44a125ad32b1dd67b3da2debc5e42d7d6953ad28",
  "tree": "435edc967801b21ea9495844444ea744803f681d",
  "parents": [
    "231495b5b0337946ce8d12c186823694cff5366e"
  ],
  "author": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Mon Jun 14 13:04:42 2021 -0700"
  },
  "committer": {
    "name": "mrg",
    "email": "mrg@ucsc.edu",
    "time": "Mon Jun 14 13:04:42 2021 -0700"
  },
  "message": "Don\u0027t route clocks until debugged\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "1e74a48f21081c4538ab9cedf30b9e89de329b16",
      "old_mode": 33188,
      "old_path": "openlane/openram_testchip/config.tcl",
      "new_id": "20be68e9513a7368a5b210e577f42a95fe2b0f07",
      "new_mode": 33188,
      "new_path": "openlane/openram_testchip/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "fde5bc54fd465d5de78104cb2bb8e1e4659388cb",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "dcfff1a29c80086b20f7629ad75bb9021594318e",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    }
  ]
}