Merge pull request #5 from AmoghLonkar/control_verilog Control verilog
Refer to README for this sample project documentation.