Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
34e47792402608e23c37711aa0839df580d24e6e
commit
34e47792402608e23c37711aa0839df580d24e6e
[
log
]
[
tgz
]
author
mrg <mrg@ucsc.edu>
Sun Jun 13 17:11:58 2021 -0700
committer
mrg <mrg@ucsc.edu>
Sun Jun 13 17:11:58 2021 -0700
tree
2983ba27976daadd855cad425e43adb52697f094
parent
e004c292748188600e00833befa4fb49d45f70ae
[
diff
]
Make macro almost chip height
openlane/openram_testchip/config.tcl
[
diff
]
1 file changed
tree: 2983ba27976daadd855cad425e43adb52697f094
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.