Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
3baac70ccfbbafa9d55b7b77ffb700853c67ee87
commit
3baac70ccfbbafa9d55b7b77ffb700853c67ee87
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Fri Jun 18 12:33:25 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Fri Jun 18 12:33:25 2021 -0700
tree
687a968b73eff59222dddf407fc50d1fb2d12271
parent
937732718d3174d1b03e70fcb6531843209df05d
[
diff
]
Correct input scanning
verilog/dv/gpio_test/gpio_test_tb.v
[
diff
]
1 file changed
tree: 687a968b73eff59222dddf407fc50d1fb2d12271
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.