Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
38954f19171c0e7ebbd4f10224abb97cd8d8abda
commit
38954f19171c0e7ebbd4f10224abb97cd8d8abda
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Fri Jun 18 08:08:19 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Fri Jun 18 08:08:19 2021 -0700
tree
d1f0f19295e0cfc6df3e9dd274e14075f872fca2
parent
6a1c0986bded5e5e24a2bd40aabe180aa1065528
[
diff
]
Up to date tb model
verilog/rtl/openram_testchip_gpio_tb.v
[
diff
]
1 file changed
tree: d1f0f19295e0cfc6df3e9dd274e14075f872fca2
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.