Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
2b607c0d6c7e28be9c657283276f90cff10acaf7
commit
2b607c0d6c7e28be9c657283276f90cff10acaf7
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Mon Jun 14 18:23:57 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Mon Jun 14 18:23:57 2021 -0700
tree
6011f8f3c6bf7ff48543866f4ae482c7335f0faf
parent
f11d9b57a4b8915eeed2c4e2d4f53b7bbb01a1d6
[
diff
]
TO-DO: Remove sram clk from ports
verilog/rtl/openram_testchip_tb.v
[
diff
]
1 file changed
tree: 6011f8f3c6bf7ff48543866f4ae482c7335f0faf
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.