Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
f11d9b57a4b8915eeed2c4e2d4f53b7bbb01a1d6
commit
f11d9b57a4b8915eeed2c4e2d4f53b7bbb01a1d6
[
log
]
[
tgz
]
author
AmoghLonkar <alonkar@ucsc.edu>
Mon Jun 14 18:23:01 2021 -0700
committer
AmoghLonkar <alonkar@ucsc.edu>
Mon Jun 14 18:23:01 2021 -0700
tree
922650dd9f0bbc5a7afd523baa39844d7b65cd8e
parent
f3080b69813056c33fac679e5006ac8c8ff92289
[
diff
]
Changed sramX_doutY to sramX_dataY
verilog/rtl/openram_testchip.v
[
diff
]
1 file changed
tree: 922650dd9f0bbc5a7afd523baa39844d7b65cd8e
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.