Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-002
/
slot-009
/
2603fb948e7c06fa91e16ef6d93c7435fbf65546
commit
2603fb948e7c06fa91e16ef6d93c7435fbf65546
[
log
]
[
tgz
]
author
mrg <mrg@ucsc.edu>
Thu Jun 17 11:24:13 2021 -0700
committer
mrg <mrg@ucsc.edu>
Thu Jun 17 11:24:13 2021 -0700
tree
c4905a252de74fa9dfd7f73cd8fe7772063fb757
parent
d54b7b1f7339a70fdfadfe4408b0141cbc346917
[
diff
]
Remove old verilog
verilog/rtl/uprj_netlists.v
[
diff
]
1 file changed
tree: c4905a252de74fa9dfd7f73cd8fe7772063fb757
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
single_port/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.